

Copyright  
by  
Mustafa Jamil  
2011

**The Dissertation Committee for Mustafa Jamil Certifies that this is the approved version of  
the following dissertation:**

**Germanium and Epitaxial Ge:C Devices  
for CMOS Extension and Beyond**

**Committee:**

---

Sanjay K. Banerjee, Supervisor

---

Luigi Colombo

---

Leonard F. Register

---

Emanuel Tutuc

---

Maxim Tsoi

**Germanium and Epitaxial Ge:C Devices  
for CMOS Extension and Beyond**

**by**

**Mustafa Jamil, B.S.E.E.; M.S.E.**

**Dissertation**

Presented to the Faculty of the Graduate School of

The University of Texas at Austin

in Partial Fulfillment

of the Requirements

for the Degree of

**Doctor of Philosophy**

**The University of Texas at Austin**

**August 2011**

## **Dedication**

To my parents

## **Acknowledgements**

I would like to first thank my supervisor, Dr. Sanjay K. Banerjee, for his support, wise counsel, and patience, especially when things did not pan out as expected. His encouragement and confidence in me to be a responsible independent researcher were the key motivating factors for my progress in doctoral studies. I would like to especially thank my co-supervisor, Dr. Luigi Colombo for his invaluable guidance, discussions and close supervision on different projects. I sincerely thank Dr. Emanuel Tutuc for his guidance, insights and valuable discussions on my research. I would also like to acknowledge the rest of my thesis committee, Dr. Leonard F. Register and Dr. Maxim Tsoi for the suggestions over time to make this work better.

It has been a great experience working with a wide range of collaborators from different areas, and I thank them for their contributions in this work. I especially thank Dr. Swaroop Ganguly for his guidance and invaluable discussions on my research. I would like to thank En-shao Liu for his collaboration in the Si/Ge:C pMOSFET project and Jason Mantey for spending countless hours together to maintain the UHVCVD system and to collaborate in multiple projects, especially in the SOD-doped Ge nMOSFET projects. I am thankful to Dr. Samaresh Guchait for his collaboration and discussions on our research on Si-compatible ferromagnetic material. I would also like to express my warmest appreciation to my co-workers and mentors during my internship at Intel in Hillsboro, Oregon, and during my research work at Sematech in Austin, Texas. Special thanks go to Dr. Miriam Reshotko and Dr. Peter Chang at Intel, and Dr. Prashant Majhi and Dr. Jungwoo Oh at Sematech for their counsel and mentorship.

I would next like to thank my colleagues and fellow graduate students for their camaraderie and collaborations. Dr. Joseph Donnelly, and Doreen Ahmad, were very helpful in “showing me the ropes” in my first year of graduate school. In addition to their friendship, I would like to thank Dr. David Kelly, Dr. Sachin Joshi, Dr. Davood Shahrjerdi, Dr. Joy Sarkar and Dr. Sagnik Dey for their guidance. I would also like to thank all of my fellow graduate students for their friendship, counsel and collaboration: especially Michael Ramon, Tarik Akyol, Emmanuel Onyegam, Shagandeep Kaur, Dr. Se-hoon Lee, Dr. Dipanjan Basu, Sayan Saha, Seyoung Kim, and Dr. Aparna Gupta. I am also thankful to the entire MER staff, including but not limited to Jean Toll, Bill Ostler, Jesse James, Gabriel Glenn, James Hitzfelder, William Fordyce, Joyce Kokes, and Gerlinde Sehne for their continuous help and support. Special thanks for Dr. Domingo Ferrer and Dr. Marylene Palard for their collaboration in multiple projects.

My deepest gratitude goes to my parents, and my family for their care, endless love and support throughout my life and encouraging me to pursue my doctoral studies. Last but not least, I would like to thank my wife Dr. Fahmida Ferdousi for her patience, encouragement and wonderful support to make this endeavor possible.

# **Germanium and Epitaxial Ge:C Devices for CMOS Extension and Beyond**

Publication No. \_\_\_\_\_

Mustafa Jamil, PhD

The University of Texas at Austin, 2011

Supervisor: Sanjay K. Banerjee

This work focuses on device design and process integration of high-performance Ge-based devices for CMOS applications and beyond. Here we addressed several key challenges towards Ge-based devices, such as, poor passivation, underperformance of nMOSFETs, and incompatibility of fragile Ge wafers for mass production.

We simultaneously addressed the issues of bulk Ge and passivation for pMOSFETs, by fabricating Si-capped epitaxial Ge:C( $C < 0.5\%$ ) devices. Carbon improves the crystalline quality of the channel, while Si capping prevents  $\text{GeO}_x$  formation, creates a quantum well for holes and thus improves mobility. Temperature-dependent characterization of these devices suggests that Si cap thickness needs to be optimized to ensure highest mobility.

We developed a simple approach to grow  $\text{GeO}_2$  by rapid thermal oxidation, which provides improved passivation, especially for nMOSFETs. The MOSCAPs with  $\text{GeO}_2$  passivation show  $\sim 10\times$  lower  $D_{it}$  ( $\sim 8 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ ) than that of the HF-last devices. The

Ge (111) nMOSFETs with GeO<sub>2</sub> passivation show  $\sim 2\times$  enhancement in mobility ( $\sim 715 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak) and  $\sim 1.6\times$  enhancement in drive current over control Si (100) devices.

For improved n<sup>+</sup>/p junctions, we proposed a simple technique of rapid thermal diffusion from “spin-on-dopants” to avoid implantation damage during junction formation. These junctions show a high I<sub>ON</sub>/I<sub>OFF</sub> ratio ( $\sim 10^{5-6}$ ) and an ideality factor of  $\sim 1.03$ , indicating a low defect density, whereas, ion-implanted junctions show higher I<sub>off</sub> (by  $\sim 1-2$  orders) and a larger ideality factor ( $\sim 1.45$ ). Diffusion-doped and GeO<sub>2</sub>-passivated Ge(100) nMOSFETs show a high I<sub>ON</sub>/I<sub>OFF</sub> ratio ( $\sim 10^{4-5}$ ), a low SS (111 mV/decade), and a high  $\mu_{\text{eff}}$  ( $679 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak). Moreover, diffusion-doped Ge (111) nMOSFETs show even higher  $\mu_{\text{eff}}$  ( $970 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak) that surpasses the universal Si mobility at low E<sub>eff</sub>.

For Beyond CMOS devices, we investigated Mn-doped Ge:C-on-Si (100), a novel Si-compatible ferromagnetic semiconductor. The investigation suggests that the magnetic properties of these films depend strongly on crystalline structure and Mn concentration. On a different approach, we developed LaO<sub>x</sub>/SiO<sub>x</sub> barrier for Spin-diodes that reduces contact resistance by  $\sim 10^4$ , compared to Al<sub>2</sub>O<sub>3</sub> controls and hence is more conducive for spin injection. These ferromagnetic materials and devices can potentially be useful for novel spintronic devices.



## Table of Contents

<b>List of Tables</b> .....	xiii
<b>List of Figures</b> .....	xiv
<b>List of Figures</b> .....	xiv
Chapter 1: Introduction .....	1
1.1 CMOS scaling.....	1
1.2 Motivation for Ge-based CMOS Devices.....	2
1.3 Challenges towards Ge-based CMOS.....	3
1.3.1 Surface Passivation of Ge .....	3
1.3.2 Underperformance of Ge nMOSFETs .....	4
Passivation for nMOSFETs .....	5
Germanium $n^+/p$ junctions .....	5
1.3.3 Epitaxial Ge for high volume CMOS production .....	6
1.4 Beyond CMOS applications .....	7
1.4.1 Dilute magnetic semiconductors.....	7
1.4.2 Ferromagnetic metal/Semiconductor spin-diodes.....	8
1.5 Outline of the dissertation .....	9
1.5.1 Epitaxial Si/Ge:C/Si buried channel pMOSFETs.....	9
1.5.2 GeO <sub>2</sub> -based surface passivation by rapid thermal oxidation .....	10
1.5.3 Investigation of underperformance in Ge nMOSFETs .....	11
1.5.4 Ge nMOSFETs with $n^+/p$ junctions formed by “Spin-on Dopants” .....	11
1.5.5 Ge:C:Mn-on-Si (100), a Si-compatible ferromagnetic material .....	12
1.5.6 Workfunction-engineered tunnel barriers for spin injection.....	12
1.5.7 Summary and future work .....	12

Chapter 2: Effects of Si-Cap Thickness and Temperature on Device Performance of Si/Ge:C/Si pMOSFETs.....	20
2.1 Introduction.....	20
2.2 Material Growth and Device Fabrication .....	22
2.3 Results and Discussions.....	23
2.3.1 Material Characterization.....	23
2.3.2 Design of Experiment .....	24
2.3.4 Extraction of Valence-band Offset in Si/Ge:C/Si Devices .....	25
2.3.5 Effects of Si-cap Thickness on Transfer Characteristics .....	26
2.3.7 Extraction of Off-state leakage mechanism from Temperature-dependent Transfer Characteristics.....	27
2.3.8 Effects of Temperature on Drive Current .....	29
2.3.9 Si-cap Thickness Dependence of Effective Mobility .....	29
2.3.10 Mobility Degradation Mechanisms.....	30
2.4 Summary .....	31
Chapter 3: High mobility Ge MOSFETs with GeO <sub>2</sub> -Passivation Layer Grown by Rapid Thermal Oxidation .....	44
3.1 Introduction.....	45
3.2 Device Fabrication .....	46
3.3 Results and Discussion .....	47
3.3.1 Stoichiometry of RTO-grown GeO <sub>x</sub> .....	47
3.3.2 C-V characteristics of RTO-passivated MOSCAPs .....	48
3.3.3 Optimization of RTO-growth temperature .....	49
3.3.4 Thermal-stability of GeO <sub>2</sub> -passivated devices.....	50
3.3.5 RTO-passivated Ge pMOSFETs.....	51
3.3.6 RTO-passivated Ge (111) pMOSFETs.....	52
3.3.7 RTO-passivated Ge (111) nMOSFETs.....	52
3.4 Summary .....	54

Chapter 4: Investigation of Underperformance in Ge nMOSFETs .....	66
4.1 Introduction.....	66
4.2 Experimental Methods.....	68
4.3 Results and Discussion .....	68
4.3.1 Temperature-dependence of off-state leakage .....	68
4.3.2 Estimation of interface state densities.....	69
4.3.3 Pulsed I-V characterization.....	70
4.3.4 Temperature-dependent mobility degradation mechanisms .....	71
4.3.5 Low activation of n-type dopants.....	72
4.4 Summary .....	73
Chapter 5: High Performance Ge nMOSFETs .....	81
with n <sup>+</sup> /p Junctions Formed by “Spin-on Dopants” .....	81
5.1 Introduction.....	81
5.2 Device Fabrication.....	83
5.3 Results and discussions.....	84
5.3.1 SOD-doped n <sup>+</sup> /p junctions .....	84
5.3.2 Ge nMOSFETs with SOD-doped junctions.....	85
5.4 Summary .....	86
<b>PART II: BEYOND CMOS MATERIALS AND DEVICES</b>	<b>92</b>
Chapter 6: Ferromagnetism in Mn-Implanted Epitaxially Grown Ge:C on Si (100)	92
6.1 Introduction.....	92
6.2 Experimental Details.....	95
6.3 Results and Discussions.....	96
6.3.1 SIMS analysis .....	96
6.3.2 Magnetic Properties of Mn-implanted Epitaxial Ge Thin Films	96
6.3.3 Structural Characterization of Mn-implanted Epitaxial Ge Thin Films .....	98
6.4 Summary .....	100

Chapter 7: Workfunction-engineered Ferro-magnet/Semiconductor Junctions for Efficient Spin Injection.....	110
7.1 Introduction.....	110
7.2 Experimental Methods.....	113
7.3 Results and Discussions.....	113
7.4 Summary.....	116
Chapter 8: Summary and Future Work.....	123
8.1 Summary of the thesis.....	123
8.2 Future Work.....	125
8.2.1 Future experiments for Ge CMOS applications.....	125
8.2.2 Future experiments for beyond CMOS applications .....	127
Appendix A.....	135
Appendix B.....	136
References.....	137
Vita .....	152

## List of Tables

Table 1.1:	Material properties of different semiconductor materials[16].	19
Table 2.1:	Design of Experiment	42
Table 2.2:	Summary of $I_{on}$ , $I_{off}$ and $I_{on}/I_{off}$ data (from Figure 2.6)	43
Table 6.1:	Summary of Mn-implant dose, Mn concentration, and magnetic properties of the Ge:C:Mn samples studied in this work [78].	109
Table 7.1	Split matrix for FM/I//n-Si junctions studied in this work	122
Table A.1	Valence band offset at Si-Ge interfaces	135
Table B.2	Comparison of different tunnel barriers used for spin injection	136

## List of Figures

- Figure 1.1: Number of transistors in a microprocessors doubles per node ( $\sim 18$ -20 months). As predicted by Gordon Moore, this trend dictates the progression of integrated circuits and thus ensures a steady economic return from the CMOS industry.....13
- Figure 1.2: Scaling Criteria for circuit performance that improves delay by  $\sim 1.4\times$  and shrinks the MOSFETs by  $\sim 0.7\times$  times, as proposed by R. H. Dennard [3]. .....14
- Figure 1.3: Alternative process technologies for equivalent performance scaling [81]. .....15
- Figure 1.4: Drive current enhancement from strain engineering is getting smaller as the pitch between the devices is getting shorter [14]. .....16
- Figure 1.5: Cross-sectional structure of a basic Ge MOSFET, illustrating the major challenges toward high performance CMOS fabrication.....17
- Figure1.6: (a) Device structure of a conceptual spin MOSFET. (b) Output characteristics of the spin MOSFET. The drain currents  $I_D^P$  (solid curves) and  $I_D^{AP}$  (dashed curves) in the parallel and antiparallel magnetic configurations, respectively, are plotted as a function of  $V_{DS}$ , where  $V_{GS}$  is varied from 0.3 to 1.5 V [58]. .....18

Figure 2.1:	AFM images showing 3-D views of the grown films over $5 \times 5 \mu\text{m}^2$ area – (a) Ge on Si (100), (b) Ge:C on Si (100). Epitaxial Ge film shows an RMS roughness of $\sim 1.9$ nm; whereas Ge:C film shows much lower RMS roughness ( $\sim 0.292$ nm). RMS roughness is improved by $\sim 6\times$ in Ge:C film, presumably due to the strain relaxation at the interface of Ge:C and Si substrate [75].	32
Figure 2.2:	(a) XRD rocking curve of 3 nm Si-capped Ge:C ( $\sim 15$ nm) grown directly on Si (100). The relative position of the epitaxial peak to the substrate Si (004) peak confirms formation of partially relaxed epitaxial Ge:C on Si (100). (b) Secondary ion mass spectroscopy (SIMS) profile of a Ge:C ( $\sim 42$ nm) film grown directly on Si (100) substrate. Carbon concentration peaks at the bottom Ge:C/Si substrate interface [75].	33
Figure 2.3:	(a) Schematic diagram of the gate stack in a buried-channel Ge:C pMOSFET. Si cap thickness was varied (3, 7 and 9 nm). (b) Band diagram (perpendicular to the MOSFET channel direction) of a Si/Ge:C/Si device. Valence band offset creates a quantum well for holes [75].	34
Figure 2.4:	Experimental data and theoretical modeling of $C_{gc}$ - $V_G$ characteristics – (a) $C_{gc}$ - $V_G$ characteristics measured at 77K, (b-d) fitting of experimental data with simulation results. The results are shown for different Si cap thickness devices- (b) 3 nm, (c) 7 nm, and (d) 9 nm. Insets of (b), (c) and (d) show the simulated band diagram for the respective devices. Theoretical model successfully reproduce the signature of $C_{gc}$ data, namely the onset and ending of plateaus and the magnitude of $C_{ox}$ [75].	35

Figure 2.5: Transfer characteristics of the fabricated pMOSFETs ( $W/L = 1000 \mu\text{m} / 50 \mu\text{m}$ ) at $V_D = -1\text{V}$ (measured at 300K). The 3-nm Si cap device demonstrates strongest gate control [75].	36
Figure 2.6: Temperature dependence of transfer characteristics in saturation region ( $V_D = -1\text{V}$ ) of varying Si cap thickness devices – (a) 3 nm, (b) 7 nm, (c) 9 nm [75].	38
Figure 2.7: Arrhenius plots of $I_{\text{off}}$ (measured at $V_G = V_{\text{FB}}$ ) of the devices with different Si cap thicknesses- (a) $V_D = -50 \text{ mV}$ and (b) $V_D = -1\text{V}$ . Activation energy ( $E_A$ ) of $I_{\text{off}}$ decreases with increasing Si cap thickness and increasing drain bias [75].	39
Figure 2.8: Silicon cap thickness dependence of effective mobility (measured at 77K) vs. inversion charge density for the fabricated devices. The 7-nm Si cap device shows highest $\mu_{\text{eff}}$ , presumably because of reduced remote Coulomb scattering [75].	40
Figure 2.9: Temperature dependence of effective hole mobility vs. inversion charge density curves of 7 nm Si cap device (from 77K to 300K). Inset shows the peak mobility vs. temperature plot of the 3, 7 and 9 nm Si capped devices. The 7 nm Si cap device demonstrates strongest temperature dependence [75].	41
Figure 3.1: Process flow and device structure of RTO-grown $\text{GeO}_2$ -passivated MOS devices.	56



- Figure 3.2: (a) XPS 3d spectra confirm the formation of  $\text{GeO}_2$  ( $4^+$  oxidation state at  $\sim 3.1\text{eV}$ ) during the RTO-based passivation of Ge; (b) XPS 3d spectra of  $\text{GeO}_x$  grown using different RTO ramp rates, faster ramp reduces sub-oxide formation and thus shows advantage of RTO over conventional oxidation. ....57
- Figure 3.3: C-V characteristics of HF-last and RTO-passivated Ge MOSCAPs- (a) and (b) show the frequency dispersion characteristics of as-fabricated devices; (c) and (d) show the same for  $400^\circ\text{C}$  for 5 min annealed devices. The improved C-V characteristics of the RTO-passivated devices indicates a low  $D_{it}$  at the Ge/high-k interface. ....58
- Figure 3.4: Effects of oxidation temperature on RTO-passivation: (a) and (b) C-V characteristics of the MOSCAPs with  $\text{GeO}_x$  layer grown at  $400^\circ\text{C}$  show much lower hysteresis, compared to the devices with  $\text{GeO}_x$  grown at  $450^\circ\text{C}$  and above; (c) and (d) XPS 3d spectra of the  $\text{GeO}_x$  layers grown at  $400^\circ\text{C}$  and  $450^\circ\text{C}$ , indicating presence of more  $4^+$  states during  $400^\circ\text{C}$  oxidation. ....59
- Figure 3.5: Effects of PMA at different temperatures- (a) and (b) XPS 3d spectra of  $\text{GeO}_x/\text{Ge}$  stack after  $400^\circ\text{C}$  and  $450^\circ\text{C}$  PMA for 5 min, showing anneal at  $450^\circ\text{C}$  decomposes  $\text{GeO}_2$  and reduces  $4^+$  oxidation states in the interfacial  $\text{GeO}_2$  layer. (c) Effects of PMA temperature on C-V characteristics: the MOSCAPs annealed at  $450^\circ\text{C}$  show increased hysteresis, as  $\text{GeO}_2$ -passivation is not stable above  $400^\circ\text{C}$ . (d) Gate-leakage current density increases by  $\sim 1$ -2 orders of magnitude after  $500^\circ\text{C}$  anneal for 5 min. ....60

- Figure 3.6: (a)  $I_S$ - $V_G$  characteristics of Ge (100) pMOSFETs fabricated with  $\text{GeO}_2$ -passivation and without  $\text{GeO}_2$ -passivation. The  $\text{GeO}_2$ -passivated devices show a lower SS and about 2 orders of magnitude improvement in  $I_{ON}/I_{OFF}$  ratio over their HF-last counterparts. (b)  $I_S$ - $V_D$  characteristics of the Ge (100) pMOSFETs with and without  $\text{GeO}_2$  passivation, showing  $\sim 1.2\times$  enhancement in drive current while using  $\text{GeO}_2$  passivation. 61
- Figure 3.7:  $\mu_{eff}$  vs.  $E_{eff}$  plots of Ge (100) pMOSFETs fabricated with and without  $\text{GeO}_2$ -passivation. The  $\text{GeO}_2$ -passivated devices show  $\sim 1.8\times$  enhancement in hole mobility over their HF-last counterparts.....62
- Figure 3.8:  $\mu_{eff}$  vs.  $E_{eff}$  plots of  $\text{GeO}_2$ -passivated pMOSFETs fabricated on Ge (100) and Ge(111) substrates. The Ge (111) devices show  $\sim 1.5\times$  enhancement in hole mobility over their Ge (100) counterparts. ....63
- Figure 3.9: Transfer characteristics of  $\text{TaN}/\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$  (111) and  $\text{TaN}/\text{Al}_2\text{O}_3/\text{Si}$  (100) nMOSFETs ( $W/L=500/75\text{ }\mu\text{m}$ ) in linear region (at  $V_D = 50\text{ mV}$ ). Inset (a) compares  $g_m$  of the same devices, where Ge nMOSFET shows  $\sim 2.2\times$  enhancement over Si nMOSFET. Inset (b) shows output characteristics of the same devices. The  $\text{GeO}_2/\text{Ge}$  (111) nMOSFET shows  $\sim 1.6\times$  enhancement in drive current over Si (100) nMOSFET [39].....64

Figure 3.10: (a)  $\mu_{\text{eff}}$  vs.  $E_{\text{eff}}$  plots for TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge (111) and TaN/Al<sub>2</sub>O<sub>3</sub>/Si (100) nMOSFETs extracted from long channel ( $L \sim 75 \mu\text{m}$ ) devices. The Ge nMOSFETs show  $\sim 2\times$  enhancement in  $\mu_{\text{eff}}$  over the control Si nMOSFETs. Dashed line (with open symbols) shows the  $\mu_{\text{eff}}$  curve of the Si control device after  $R_s$  correction. (b) Effective mobility (with  $R_s$  correction) vs.  $E_{\text{eff}}$  plots of TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge (111) nMOSFETs which have been extracted from the slope of  $R_{\text{Total}}$  vs.  $L$  plots for different channel length devices. Series resistance correction of a  $10 \mu\text{m}$  gate length device results in  $\sim 95\%$  enhancement in  $\mu_{\text{eff}}$  [39]. .....65

Figure 4.1: Transfer ( $I_D$ - $V_G$ ) characteristics of RTO-passivated Ge nMOSFETs in linear region ( $V_D=50 \text{ mV}$ ), measured at different temperatures at 50K intervals. Off-state leakage reduces by about 5 orders of magnitude at 100K.....74

Figure 4.2: Arrhenius plot of  $I_{\text{off}}$  measured at different temperatures in linear region ( $V_D = 50 \text{ mV}$ ). The low activation energy of  $\sim 0.21 \text{ eV}$  indicates that these Ge devices suffer from trap-assisted tunneling and band-to-band tunneling, presumably due to the high-density of defects in the S/D junction. ....75

Figure 4.3: (a) Subthreshold-slope vs. temperature plot of RTO-passivated Ge (111) nMOSFETs in linear region ( $V_D = 50 \text{ mV}$ ). The slope of the SS vs.  $T$  plot indicates a low  $D_{\text{it}}$  of  $\sim 3 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  at the GeO<sub>2</sub>/Ge interface. (b)  $D_{\text{it}}$  vs.  $V_G$  plot of the same devices, measured using conductance-method at 300K, showing a mid-gap  $D_{\text{it}}$  of  $\sim 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  similar to the  $D_{\text{it}}$  measured using the SS-method. ....76

- Figure 4.4: (a) Threshold voltage as a function of operating temperature; (b)  $D_{it}$  vs.  $E-E_i$  plot extracted from the temperature-dependence of  $V_T$ -shift, showing a high  $D_{it}$  of  $\sim 10^{13}$  near the conduction-band edge. ....77
- Figure 4.5: (a) Schematic illustration of the setup used for ns pulsed I-V measurements [77]. (b) Pulsed  $I_d$ - $V_g$  characteristics of the  $GeO_2/Ge$  (111) nMOSFETs measured using gate pulses with increasing amplitude and a fixed pulse-width of 200 ns, showing  $\sim 30\%$  enhancement in linear  $I_D$  over the DC characteristics, in linear region ( $V_D=100$  mV). This enhancement indicates a high density of charge traps in the gate stack. ....78
- Figure 4.6: (a) Temperature-dependence of  $\mu_{eff}$  vs.  $N_{INV}$  curves of the RTO-passivated Ge (111) nMOSFETs after  $R_{SERIES}$  correction, (b)  $\mu_{eff}$  vs. Temperature, showing a negative temperature-coefficient of -0.3, indicating reduction in phonon scattering at lower temperatures. ....79
- Figure 4.7: (a) Temperature-dependence of  $\mu_{eff}$  vs.  $N_{INV}$  of RTO-passivated Ge (111) nMOSFETs with and without  $R_{SERIES}$  correction, (b)  $R_{SERIES}$  of the Ge nMOSFETs as a function of operating temperature. The benefit of reduction in phonon-scattering at lower temperatures may be negated to a large extent by the increase in  $R_{SERIES}$  at lower temperatures. ....80
- Figure 5.1: (a) SRP depth profile data of P-doped  $n^+$ -Ge layers formed by diffusion from SOD, showing a high activation of  $\sim 7 \times 10^{19} \text{ cm}^{-3}$ . (b) Raman spectroscopy analysis of P-doped Ge samples, indicating better crystallinity of the SOD-doped Ge, compared to the ion-implanted Ge. ....87

Figure 5.2: I-V characteristics of Ge  $n^+$ /p diodes. SOD reduces  $I_{\text{off}}$  by  $\sim 1$ -2 orders of magnitude and shows a near unity ideality factor of  $\sim 1.03$ , indicating a low defect density. On the other hand, the ion-implanted diodes show a high ideality factor of 1.45, indicating a higher defect density. ....88

Figure 5.3: (a) Temperature-dependent I-V characteristics of Ge  $n^+$ /p junctions fabricated on p-Ge(100) substrates ( $\sim 1 \text{ } \Omega\text{-cm}$ ) formed by SOD, measured at elevated temperatures (290K-360K). (b) The Arrhenius plot of  $I_{\text{OFF}}$  (at  $V_R=0.5\text{V}$ ) shows an  $E_A$  of  $\sim 0.67 \text{ eV}$ , equal to the bandgap of Ge, suggesting diffusion-dominant reverse junction leakage, that indicates lower defect density in the junctions formed by SOD.....89

Figure 5.4: (a)  $I_S$ - $V_G$  characteristics of Ge (100) nMOSFETs with SOD-doped junctions show high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio and a low SS, indicating low defect density in the S/D and low  $D_{\text{it}}$  at the  $\text{GeO}_2/\text{Ge}$  interface. (b)  $I_D$ - $V_G$  characteristics of Ge (100) devices; the SOD-doped devices show  $\sim 1$  order lower GIDL at  $V_D=1\text{V}$ . (c)  $I_D$ - $V_D$  characteristics of Ge (100) nMOSFETs at  $V_G-V_T$  intervals of 1V; The SOD-doped devices show  $\sim 1.3\times$  enhancement in drive current over ion-implanted devices.....90

Figure 5.6:  $\mu_{\text{eff}}$  vs.  $E_{\text{eff}}$  plots for Ge nMOSFETs after  $R_{\text{SERIES}}$  correction extracted from long channel devices ( $L \sim 5\text{-}20 \text{ } \mu\text{m}$ ); the devices with SOD demonstrate a high  $\mu_{\text{eff}}$  ( $679 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak), which is higher than that of the implanted devices, presumably because of reduced charge trapping near the S/D junctions. The SOD-doped Ge (111) devices show an additional  $\sim 1.5\times$  enhancement over Ge (100) devices ( $\sim 970 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak), and surpass universal Si mobility at low fields..91

Figure 6.1: Low resolution X-TEM image of as-implanted sample A, showing Mn-implanted region and epitaxially grown Ge on top of Si (100) wafer [78].	101
Figure 6.2: Manganese concentration SIMS profiles of four as-implanted Ge:Mn samples. Inset shows oxygen SIMS profile of sample A [78].	102
Figure 6.3: Temperature dependent in-plane saturated magnetization (at 0.2 Tesla) plot for four Mn-implanted epitaxial Ge samples. Each magnetization curve is made up of magnetic zero-field-cooled and field-cooled data. Inset shows that measured Curie temperatures and saturated magnetizations of Mn-implanted Ge samples scale monotonically with Mn implant dose [78].	103
Figure 6.4: Magnetic hysteresis of four Mn-doped Ge samples at 10 K. The inset shows magnetic hysteresis of sample A at 50 K [78].	104
Figure 6.5: Basic phase diagram showing the dependence of Curie temperature, spin glass temperature and superparamagnetic temperature on total Mn-implant dose [78].	105
Figure 6.6: Transmission electron micrographs of sample A- (a) as-implanted and (b) annealed at 600°C for 90s with FFT and inverse FFT insets, (a) shows amorphous implanted region and crystalline Ge:C underlayer, and (b) the same sample annealed at 600°C for 90s, showing a fully recrystallized region of Ge:C:Mn. Ferromagnetism in the sample is lost after recrystallization, indicating amorphous region contributes to the ferromagnetism [79]. (c) GI-XRD data ( $\theta < \theta_{\text{critical}}$ ) of as-implanted and annealed samples show that recrystallization occurs during anneals performed at higher temperatures ( $> 300^\circ\text{C}$ ).	106

- Figure 6.7: Temperature dependent in-plane saturated magnetization of sample A before and after annealing at 300°C for different durations. The inset shows normalized temperature-dependent magnetization plots for as-implanted and annealed (for different times) sample A [79]. .....107
- Figure 6.8: Synchrotron GI-XRD plot of sample A. (\*This weak broad peak matches with highest peak of several Ge & Mn alloys:  $\text{Ge}_2\text{Mn}_5$ ,  $\text{Mn}_2\text{Ge}$ ,  $\text{GeMn}$ ,  $\text{GeMn}_3$ ,  $\text{Ge}_8\text{Mn}_{11}$  and  $\text{Ge}_3\text{Mn}_5$ .) [78]. .....108
- Figure 7.1: (a) Band-diagram illustrating the high-k dipole at the  $\text{LaO}_x/\text{SiO}_x$  tunnel barriers in M/I/S junctions (adapted from [131]); (b) Cross-sectional schematic of the FM/I/S junctions investigated. ....117
- Figure 7.2: (a)  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier shows increase in reverse current, compared to the control  $\text{AlO}_x/\text{SiO}_x$  tunnel barriers, indicating reduced effective Schottky barrier height (SBH); (b) SBH (extracted using I-V method) between Co and n-Si goes down when  $\text{LaO}_x/\text{SiO}_x$  tunnel barriers are used, however, reduction in SBH saturates for  $\text{LaO}_x$  thickness >1nm. ....118
- Figure 7.3: (a)  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier shows decrease in contact resistance with increasing  $\text{LaO}_x$  thickness (for up to ~1nm) for better SBH modulation; Thicker  $\text{LaO}_x$  (>~1nm) increases the contact resistance again due to increased tunneling resistance; (b) The reduction in  $R_c$  is similar for different substrate doping densities and the achieved  $R_c$  is very close to the condition required for spin-injection into n-Si ( $R_c$  vs. doping density plot adapted from [69] ). ....119

- Figure 7.4: (a) Temperature-dependent I-V characteristics of Co/LaO<sub>x</sub>(1.2 nm)/SiO<sub>x</sub>/n-Si( $\sim 1 \times 10^{15} \text{ cm}^{-3}$ ) junctions. (b) Arrhenius plot of I<sub>OFF</sub> extracted from the I-V characteristics shown in (a); The Arrhenius plot shows a slope of 0.34 eV that corresponds to an SBH of  $\sim 0.4$  eV, whereas, SBH extracted using the same method from Co/AlO<sub>x</sub>/n-Si contacts is  $\sim 0.9$  eV.....120
- Figure 7.5: SBH extracted from temperature-dependent I-V characteristics of the Co/I/n-Si diodes; effective SBH decreases for increasing LaO<sub>x</sub> thickness. On the other-hand conventional Al<sub>2</sub>O<sub>3</sub> tunnel barrier shows a high SBH of 0.9 eV, which is 5 orders of magnitude higher than the lowest SBH achieved using LaO<sub>x</sub>/SiO<sub>x</sub> bilayer. ....121
- Figure 8.1: AFM surface images of: (a) Ge/Si(111) (RMS roughness  $\sim 2.0$  nm) and (b) Ge:C/Si(111) (RMS roughness  $\sim 1.0$  nm). Carbon incorporation results in a smoother surface.....129
- Figure 8.2 (a) and (b) shows dark field X-TEM images of Ge grown on Si(111) and (b) Ge:C grown on Si(111), respectively. The Ge:C(111) film shows fewer threading dislocations. (c) high resolution bright field X-TEM images near the top and bottom interface of the Ge:C/Si(111) which shows high crystalline quality in the top layer and higher concentration of misfit dislocations near the bottom interface.....130



Figure 8.3: (a) SRIM simulation profile of as-implanted Sb and P in co-implanted sample. In control sample dual P implant was used to match the doping profile (b) after activation, co-implanted sample shows higher Raman intensity comparable to reference Ge, indicating better crystalline quality than that of the control sample (c) the improved crystalline quality results in better junctions in co-implanted samples with a high  $I_{ON}/I_{OFF}$  ratio of  $\sim 10^6$  and a near unity ideality factor of 1.03 (d) Ge nMOSFETs with co-implanted junctions show lower  $I_{OFF}$  and higher  $I_{ON}$ .....131

Figure 8.4 (a) proposed structure for Ge nMOSFET with Si (or SiGe) S/D regions, designed to improve  $n^+/p$  junction performance by utilizing higher solid solubility and lower diffusion of n-type dopants in Si (or SiGe). (b) Tensile-strained Ge is expected to show significant enhancement in electron mobility [133] (c) theoretical prediction also suggests enhancement in effective mobility in tensile-strained Ge nMOSFET, especially under uniaxial stress [96], and (d) i-Ge/ $n^+$ -Si diodes show a high  $I_{ON}/I_{OFF}$  ratio and a low  $I_{OFF}$ , demonstrating the benefit of higher n-type dopant activation and wider bandgap of Ge [136].....132

Figure 8.5: Conceptual schematic of the proposed Ge nMOSFET, showing the key opportunities to improve its performance. ....133

Figure 8.6: (a) A low SBH of  $\sim 0.25\text{eV}$  is required for the ideal  $R_c$  for efficient spin injection, as predicted in [69] (graphics adapted from[134]); (b) Usage of tensile Si instead of relaxed-Si is expected to provide additional  $\sim 0.2\text{eV}$  reduction in SBH, which in combination with  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier would facilitate realization of ideal SBH of  $\sim 0.25\text{eV}$ , for efficient spin injection from FM to semiconductor.....134

# Chapter 1: Introduction

## 1.1 CMOS SCALING

Since the beginning of CMOS industry, performance enhancement in integrated circuits has been governed by the famous “Moore’s law”, which suggests that to ensure a steady economic return, the number of transistors in a given area on Si needs to be doubled in every new technology node [1] (Figure 1.1). Therefore, in every new node, in order to maintain this scaling goal, the MOSFET channel lengths need to be shrunk down to ~70% of their previous lengths. Similarly, other device parameters, such as doping density, capacitance etc., also need to be scaled accordingly to maintain a reliable and predictable behavior in the devices from node to node [2]. To ensure this continuity, semiconductor industry has adopted a standard approach for scaling, popularly known as the “Denard’s law” that relies on the principle of maintaining a constant field in the devices from one generation to the next [3] (Figure 1.2). The benefits of such scaling are twofold. In addition to the obvious gain in Si real estate, such physical scaling also improves circuit performance in terms of faster operations, as the smaller and densely packed transistors switch faster because of their higher current density and or shorter time delay [4]. However, as the device channel length and the pitch between the devices are getting smaller and smaller, such physical scaling are getting more and more challenging for numerous reasons. Among them, limitations in optical lithography [5, 6] and etch technology [7] are probably the most critical that determine the minimum possible feature size. From electrical design perspective, the higher channel doping required, increased GIDL, inadequate control of short channel effects, increased parasitics, such as, series resistance and fringing capacitance in shorter channel devices pose significant challenge towards further physical scaling of CMOS devices [8]. As a result, performance enhancement from mere physical scaling is not as high as expected, especially in recent

aggressively scaled technology nodes. Therefore, in addition to physical scaling, several synergistic approaches (Figure 1.3) are being investigated and employed to enhance the performance of sub-100 nm CMOS devices and beyond [9],[10]. Among these approaches, high-k dielectrics have been introduced to reduce the equivalent oxide thickness (EOT) of the gate stack, while maintaining a low leakage current density [11]. Novel 3D architecture and Si-on-insulator substrates will soon be introduced to improve electrostatic control [12]. Last but not least, in recent technology nodes, strain engineering has been arguably the most instrumental of these performance scaling approaches, which improves the drive current of the devices by increasing the channel mobility, and hence assists to maintain the Moore's law [13]. However, as the pitch between the devices is getting smaller with continuous physical scaling, the performance gain from conventional strain engineering is also getting smaller. For instance, as the pitch between the nMOSFETs gets smaller, the  $\text{Si}_3\text{N}_4$  liner deposited on them gets pinched-off and loses its characteristic shape responsible for providing strain, which results in lower tensile strain in the channel. Similarly, as the volume of the recessed  $\text{Si}_{1-x}\text{Ge}_x$  S/D stressors are getting smaller, effective compressive strain in the channel is also getting smaller and so does the hole mobility enhancement [14]. Consequently, as shown in figure 1.4, performance gain from these traditional strain engineering techniques will soon be reaching a point of diminishing returns.

## **1.2 MOTIVATION FOR Ge-BASED CMOS DEVICES**

As the physical limits of scaling are on the horizon and conventional strain engineering techniques are reaching a point of diminishing returns, novel channel materials with high intrinsic mobility are receiving immense interest [15]. Several semiconductors, such as, Ge, GaAs, InP, InSb, etc. are attractive as channel materials for their high electron or hole mobilities. The key physical properties of these materials are summarized in Table 1. Among these novel materials, Ge has drawn huge interest from

the semiconductor industry because of its high intrinsic hole and electron mobility, smaller bandgap and lower processing temperature. Germanium has  $\sim 4\times$  higher hole mobility and  $\sim 2\times$  higher electron ( $e^-$ ) mobility than that of Si, whereas, GaAs and other III-V semiconductors show low hole mobility, even lower than that of Si. Besides, the density of states for both holes and electrons are lower in III-V semiconductors than that of Ge [16]. The lower density of states may cause a lower drive current in aggressively scaled devices (eg. EOT  $\sim 0.5$  nm), despite their higher intrinsic mobility [17]. Moreover, Ge is also more attractive from the perspective of high volume semiconductor manufacturing as epitaxial Ge can be deposited using CVD systems with high throughput. Besides, like Si, Ge is a non-polar column IV material and hence is more compatible with current Si technology. Furthermore, Ge is already in use in the state-of-the-art integrated circuits, in the form of  $\text{Si}_{1-x}\text{Ge}_x$  stressors in the S/D regions [18].

### **1.3 CHALLENGES TOWARDS Ge-BASED CMOS**

On the other hand, like any other new technology, Ge has its own shortcomings (Figure 1.5) and hence despite all its advantages, introduction of Ge as a channel material in high volume CMOS manufacturing requires extensive process development [19]. Among these shortcomings, lack of a stable native oxide, underperformance of Ge nMOSFETs, and incompatibility of bulk Ge wafers for high volume production are presumably among the major demerits of Ge.

#### **1.3.1 Surface Passivation of Ge**

Native  $\text{GeO}_2$  is water soluble and very unstable, hence  $\text{GeO}_2/\text{Ge}$  systems cannot be used as a straightforward analog of  $\text{SiO}_2/\text{Si}$  system [16]. Recent developments in high-k technology suggest that high-k dielectrics may be used as an alternative to the Ge-based oxides to fabricate high performance Ge devices. However, the direct deposition of high-k dielectrics on Ge results in a high interface-state density ( $D_{it}$ ) [16, 19]. In order to reduce  $D_{it}$  at the Ge/high-k interface, researchers around the world are searching for

passivation schemes suitable for Ge [20-23]. Some of these passivation schemes were instrumental to fabricate Ge pMOSFETs (Si[24], Al<sub>2</sub>O<sub>3</sub>[25], AlN[26], CeO<sub>2</sub>[27] etc.) that demonstrated high hole mobility. Among these schemes, Si capping layer seems to be very effective to prevent GeO<sub>x</sub> formation and to passivate the Ge surface. Besides, the Si cap also creates a quantum well for holes in the Si/Ge:C/Si structure[28]. As a result of this quantum well structure, in addition to providing surface passivation, Si cap is also expected to enhance the Ge pMOSFET performance by reducing remote Coulomb scattering from the traps in the high-k dielectric and surface roughness scattering at the dielectric/semiconductor interface. The Si cap should be thick enough to ensure the above mentioned advantages. However, if it is too thick, gate control becomes weaker as capacitance goes down and channel may form in the second subband in the lower mobility Si cap, especially at higher inversion charge densities. Moreover, because of the lattice mismatch between Ge and Si, thicker Si caps are prone to misfit dislocations that may cause charge trapping and degrade the device performance severely [29, 30]. Hence, in order to achieve the best performance from Si-capped Ge pMOSFETs, Si cap thickness needs to be critically optimized for better passivation and higher mobility, while maintaining a good electrostatic control.

### **1.3.2 Underperformance of Ge nMOSFETs**

Although some passivation schemes (Si[24], Al<sub>2</sub>O<sub>3</sub>[25], AlN[26], CeO<sub>2</sub>[27] etc.) resulted in high hole mobility in Ge pMOSFETs, Ge nMOSFETs fabricated using similar schemes show much lower inversion channel mobility than their Si counterparts (Si[24], Al<sub>2</sub>O<sub>3</sub>[25], AlN[26], CeO<sub>2</sub>[27] etc.), in spite of the higher intrinsic electron mobility of Ge. Therefore, another major challenge towards the realization of Ge-based CMOS is to understand and overcome the causes for such underperformance in Ge nMOSFETs.

### ***Passivation for nMOSFETs***

Lately, the low mobility observed in historic Ge nMOSFETs fabricated using conventional passivation schemes has been attributed to the high interface state density ( $D_{it}$ ) near the conduction band (CB) edge[31] [32]. However, there are only a few recent passivation schemes using  $\text{GeO}_2$ -based gate dielectrics (e.g. by ozone oxidation [33], molecular beam epitaxy [34], high pressure oxidation[35] etc.), which showed low  $D_{it}$ , especially near the CB edge[33] and hence are promising for nMOSFET applications. However, extensive process development is required for CMOS integration of  $\text{GeO}_2$ -based passivation techniques, as  $\text{GeO}_2$  is water-soluble and thermally unstable[36]. Besides, although the effective electron mobility achieved in the  $\text{GeO}_2$ -passivated devices in this work and by several other groups [34, 37] is higher than that of the devices without  $\text{GeO}_2$ , the enhancement in mobility is not as high as expected. Moreover, in general, Ge nMOSFETs also suffer from a high off-state junction leakage [34, 38]. Therefore, a careful investigation of  $\text{GeO}_2$ -passivated nMOSFETs is necessary to gain further insight on the reasons for underperformance of Ge nMOSFETs.

### ***Germanium $n^+/p$ junctions***

In addition to surface passivation, another major roadblock towards fabrication of high performance Ge-based nMOSFETs is the poor quality of  $n^+/p$  junctions. Although  $\text{GeO}_2$  grown by different approaches show promise as a passivation scheme for nMOSFETs [39, 40], realization of good  $n^+/p$  junctions in Ge still remains challenging [38, 40, 41]. The low  $I_{ON}$  in Ge devices is attributed to the low activation in the  $n^+$  regions due to low solid solubility and fast diffusion of n-type dopants in Ge [38]. Besides, most of the Ge  $n^+/p$  junctions reported in literature are fabricated by ion implantation and the underperformance of these  $n^+/p$  junctions is also attributed in part to the inadequate removal of implantation damage [38]. The residual implantation defects may also be responsible for the high  $I_{OFF}$  observed in Ge nMOSFETs [42]. Besides, they can also

degrade  $\mu_{\text{eff}}$  due to charge trapping near the junctions [43]. Other than implantation, there are a few alternative approaches to form  $n^+/p$  junctions in Ge. For instance, solid source diffusion (SSD) was proposed as a technique to avoid fast diffusion of dopants by avoiding the implantation damage during junction formation[44]. Recently, in situ doping [45] and gas-phase doping[46] were reported as alternative doping techniques that resulted in improved junction characteristics and thus showed importance of fabricating low defect density junctions for Ge nMOSFETs.

### **1.3.3 Epitaxial Ge for high volume CMOS production**

Lastly, bulk Ge wafers are not suitable for high volume CMOS production because of their cost, fragility and poor thermal conductivity. To overcome these issues with bulk Ge, different approaches are being investigated extensively to integrate the high mobility Ge channel on Si substrate by growing epitaxial Ge on Si substrates [47, 48]. However, it is also challenging to grow device quality Ge on Si because of the large lattice mismatch of 4.2% between Ge and Si [49]. A few techniques have been reported that reduce extended defects in epitaxial Ge grown on Si, mostly on Si (100) substrates, yet such techniques typically involve complicated steps including growth of thick buffer layers of graded  $\text{Si}_{1-x}\text{Ge}_x$ , cyclic H-annealing [50], chemical mechanical polishing (CMP), etc. Surfactant-mediated-epitaxy (SME) has been explored to grow relatively smooth Ge films on Si substrates [51], however, typical surfactants (e.g., Sb) may leave unwanted dopants in the grown epitaxial layer [52]. Recently, our group has demonstrated a simpler technique of adding trace amount of C that significantly improves the quality of Ge films grown on Si (100). Besides, fabrication of Ge-on-Insulator substrates is also receiving interest as they simultaneously provide high volume manufacturability and improved electrostatic control [53, 54].

## 1.4 BEYOND CMOS APPLICATIONS

While high mobility devices are being investigated as a short-term solution for CMOS scaling, spintronic devices are also receiving interest, as a long-term potential alternative to contemporary CMOS devices. Spintronic devices are promising for scaling because of the following reasons. Manipulation of spin states, along with electronic current flow, may provide one additional degree of freedom. Furthermore, these devices are also promising for faster and low power applications [55-57]. Among the proposed spintronic devices, Spin-MOSFET (Figure 1.6) is one of the most attractive structures from the perspective of CMOS integration [58]. Ideally, the S/D regions of these Spin-MOSFETs need to be fabricated using ferromagnetic semiconductors, while the channel formed with dilute magnetic semiconductors [59] may provide additional advantages.

### 1.4.1 Dilute magnetic semiconductors

Over the last two decades, pioneering research has been performed on dilute magnetic semiconductors (DMS). Among them, (Ga,Mn)As and (In,Mn)As are probably the most studied. The origin of magnetism in these III-V based materials is now fairly well understood as carrier-mediated ferromagnetism [60] which makes them promising for electrically tunable devices. Epitaxial (Ga,Mn)As layers grown by molecular beam epitaxy (MBE) have shown ferromagnetism for Mn concentrations as low as 1% to about 12%. The Curie temperature ( $T_C$ ) of this material system is found to be a linear function of the effective Mn concentration from as low as about 10 K to about 180 K [60]. Structural analysis of (Ga,Mn)As shows that the Mn ions can occupy two sites within the GaAs lattice. The majority of Mn atoms substitute Ga sites and other Mn atoms are at interstitial sites. The  $Mn_{Ga}$  atoms have a total angular momentum of  $S=5/2$  and act as shallow acceptors. The Mn atoms at interstitial sites on the



other hand act as double donors. Ferromagnetism is observed when the impurity band merges with the valence band as then these impurity states become delocalized. At this Mn concentration level, the interaction between local Mn atoms is mediated by the holes in the valence band. Since this magnetic interaction is carrier mediated, it can be modulated by a number of different techniques such as gate voltage, doping, photo-excitation, and band structure engineering and hence these materials are promising for many new technologies, including spintronics, quantum computation, etc [60]. The main challenge with these DMS materials is their low  $T_C$  ( $< 180\text{K}$ ). Recently, Mn-doped Ge systems have also drawn attention as an alternative to III-V based DMS because of their Si compatibility [61-63]. In addition, some Ge:Mn systems showed ferromagnetism near or above room-temperature in the forms of Ge:Mn nanowires [64], nanocolumns [65] or nanodots [66], whereas bulk or thick layers of Ge:Mn systems show much lower  $T_C$  [61-63, 78-80]<sup>i</sup>. Interestingly, it seems that structural confinement may play a role to increase  $T_C$  of these Ge:Mn systems.

#### **1.4.2 Ferromagnetic metal/Semiconductor spin-diodes**

Another promising approach for fabricating spin-MOSFETs is to integrate ferromagnetic metals with intrinsically high  $T_C$ , such as Ni, Fe or Co as the S/D of the devices. Presumably, the biggest challenge of this approach is the contact resistance ( $R_c$ ) mismatch between the ferromagnetic metals and n-type semiconductors due to the high Schottky barrier or Fermi level pinning between them. The  $R_c$  needs to be carefully optimized for efficient spin injection/detection [67]. Several groups are searching for an approach to reduce  $R_c$  to fabricate spin-devices on conventional semiconductors using different tunnel barriers [68] or low workfunction ferromagnetic metals [69]. Among them many groups have

---

<sup>i</sup> Part of this paragraph is adapted with permission from [78], © 2011 by American Physical Society.

demonstrated conceptual spin-devices using different tunnel barriers, ferromagnetic metals and semiconductor substrates [69-71]. However, in general, the operating temperatures of these devices are much lower than that required for realistic use ( $\ll 300\text{K}$ ), as the  $R_c$  is still very high or the  $T_C$  of the low workfunction metals are low (eg.  $293\text{K}$  for Gd). Therefore, significant process development/design improvement is still required to achieve the ideal  $R_c$  for efficient spin-injection [69, 72].

## **1.5 OUTLINE OF THE DISSERTATION**

In the first part of this work, a few synergistic approaches have been investigated to circumvent the above mentioned challenges towards fabrication of high-performance Ge-based CMOS. In the second part of this work we have developed and investigated a novel Si-compatible ferromagnetic semiconductor, and a novel bilayer tunnel barrier for spintronic applications. In the following subsections, the outline of this dissertation is described in brief.

### **1.5.1 Epitaxial Si/Ge:C/Si buried channel pMOSFETs**

In chapter 2, we simultaneously address the issues of bulk Ge and surface passivation, by fabricating Si-capped Ge:C devices on epitaxial Ge:C-on-Si substrates. Epitaxial Ge:C was chosen over epitaxial Ge, as Ge:C shows  $\sim 2\text{-}3$  orders of magnitude lower threading dislocation density ( $\text{TDD} \sim 3 \times 10^5/\text{cm}^2$ ) than that of epitaxial Ge grown directly on Si substrates [73, 74]. The Si capping layer was deposited in situ to prevent  $\text{GeO}_x$  formation, to passivate the Ge:C surface and to create a buried channel in the higher mobility Ge:C. The effects of Si cap thickness (3 to 9 nm) on these Ge:C devices have been investigated via temperature-dependent electrical characterization, along with device simulations, which show electrical properties such as drive current, off-state leakage, sub-threshold slope, effective hole mobility, and  $I_{\text{on}}/I_{\text{off}}$  ratio depend strongly on Si cap

thickness and operating temperature. The characterization performed provides us with insights about how to design the optimal Si cap thickness for epitaxial Ge-channel pMOSFETs to achieve high mobility [75].

### 1.5.2 GeO<sub>2</sub>-based surface passivation by rapid thermal oxidation

In Chapter 3, we describe development of a simple route to passivate Ge surface using a thin GeO<sub>2</sub> passivation layer grown by rapid thermal oxidation (RTO). We fabricated TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge MOS capacitors (MOSCAPs) that show improved electrical characteristics over the MOSCAPs without GeO<sub>2</sub>. In addition, this chapter also investigates the thermal stability of the GeO<sub>2</sub>-passivation for MOS device applications via electrical and material characterization [36]. Germanium (100) pMOSFETs fabricated using the same gate stack show  $\sim 1.8\times$  enhancement in effective mobility ( $\mu_{\text{eff}}$ ) over control Ge (100) pMOSFETs without GeO<sub>2</sub>-passivation and also corroborate the passivating qualities of this RTO-grown GeO<sub>2</sub> interfacial layer. In addition, Ge (111) pMOSFETs with RTO-passivation have also been fabricated that show a high  $\mu_{\text{eff}}$  of  $\sim 270 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  (at  $E_{\text{eff}} \sim 0.2 \text{ MV/cm}$ ). For nMOSFET fabrication, the Ge (111) orientation was chosen because of its higher ( $\sim 1.8\times$ ) electron mobility than that of Ge (100) [76]. Germanium (111) nMOSFETs fabricated using the RTO-grown passivation layer show  $\sim 2\times$  enhancement in  $\mu_{\text{eff}}$  over control Si (100) nMOSFETs with a high  $\mu_{\text{eff}}$  of  $\sim 713 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  (at the peak) [39] and thus demonstrate suitability of this RTO passivation approach to achieve Ge CMOS devices with high electron and hole mobility.

### 1.5.3 Investigation of underperformance in Ge nMOSFETs

In chapter 4, we investigate the RTO-passivated Ge nMOSFETs via temperature-dependent and pulsed I-V characterization [77] to identify the reasons for low  $\mu_{\text{eff}}$  and high  $I_{\text{OFF}}$  observed in typical Ge nMOSFETs. Temperature-dependent characteristics of the  $\text{GeO}_2/\text{Ge}$  (111) nMOSFETs indicate that despite significant improvement over HF-last devices and a low  $D_{\text{it}}$  at the mid-gap, the  $\text{GeO}_2$ -passivated devices still suffer from remote Coulomb scattering. Besides, the ns pulsed I-V characterization suggests significant charge trapping in the gate dielectric that may contribute to the Coulomb-scattering, corroborating the findings of temperature-dependent characterization. In addition, the temperature-dependence of the device characteristics also imply low activation of n-type dopants, and a high density of defects in the S/D junctions formed by ion implantation, which also significantly contribute to the underperformance of these Ge nMOSFETs.

### 1.5.4 Ge nMOSFETs with $n^+/p$ junctions formed by “Spin-on Dopants”

In chapter 5, we demonstrate a simple approach to form high performance  $n^+/p$  junctions in Ge by rapid thermal diffusion of P from “Spin-on Dopants” (SOD) that avoids implantation damage. The junctions formed using this diffusion-based approach show a high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio ( $\sim 10^{5-6}$ ) and an ideality factor of  $\sim 1.03$ , indicating a low defect density in the junction. The lower defect density in the SOD-doped junctions has been verified by Raman spectroscopy and by the temperature-dependence of off-state leakage. We have also fabricated Ge nMOSFETs with these SOD-doped junctions and a thin RTO-grown  $\text{GeO}_2$  passivation layer in the gate stack to integrate the benefits of low  $D_{\text{it}}$  at the Ge/ $\text{GeO}_2$  interface with the low defect density of the SOD-doped junctions.

Furthermore, diffusion-doped Ge (111) nMOSFETs have also been fabricated to investigate the efficacy of this technique on higher mobility (111) orientation.

#### **1.5.5 Ge:C:Mn-on-Si (100), a Si-compatible ferromagnetic material**

In chapter 6, we investigate Ge:C:Mn formed by low energy ion implantation on epitaxial Ge:C-on-Si substrates to utilize their Si compatibility and the benefits of 2D confinement in the Ge:C:Mn layer [78-80]. Here we investigate the evolution of magnetic properties of this material as a function of Mn concentration and crystalline structure by varying the Mn implant dose and annealing the sample at different temperatures. The investigation suggests that crystalline structure and Mn concentration of these films play critical role on their magnetic properties.

#### **1.5.6 Workfunction-engineered tunnel barriers for spin injection**

In chapter 7, we demonstrate a novel bilayer tunnel barrier for spin-diodes to reduce  $R_c$  at the ferromagnetic-metal/semiconductor junctions for novel spin-devices. The proposed tunnel barrier consists of an ultrathin  $\text{LaO}_x/\text{SiO}_x$  stack which forms a dipole and thus reduces the effective Schottky barrier height at the ferromagnetic-metal/semiconductor contact. The Co/n-Si contacts fabricated using these barriers demonstrate significant reduction ( $\sim 0.3\text{-}0.5$  eV) in Schottky barrier height and  $\sim 4$  orders of magnitude decrease in  $R_c$ , compared to the control Co/n-Si contacts fabricated using  $\text{Al}_2\text{O}_3$  tunnel barriers. Such reduction in  $R_c$  makes this technique a promising pathway for efficient spin injection into semiconductors.

#### **1.5.7 Summary and future work**

Finally in chapter 8 we summarize the dissertation and propose a few approaches to further improve the performance of Ge nMOSFETs and spin-diodes demonstrated in this work.




Figure 1.1: Number of transistors in a microprocessors doubles per node (~18-20 months). As predicted by Gordon Moore, this trend dictates the progression of integrated circuits and thus ensures a steady economic return from the CMOS industry.

Source: <http://www.sp.phy.cam.ac.uk/~SiGe/Moore's%20Law.html>

©D. J. Paul, University of Cambridge, 2006.

<u>Device or Circuit Parameter</u>	<u>Scaling Factor</u>
Device dimension $t_{ox}, L, W$	$1/K$
Doping concentration $N_A$	$K$
Voltage $V$	$1/K$
Current $I$	$1/K$
Capacitance $\epsilon A/t$	$1/K$
Delay time/circuit $VC/I$	$1/K$
Power dissipation/circuit $VI$	$1/K^2$
Power density $VI/A$	$1$




Figure 1.2: Scaling Criteria for circuit performance that improves delay by  $\sim 1.4\times$  and shrinks the MOSFETs by  $\sim 0.7\times$  times, as proposed by R. H. Dennard [3].




Figure 1.3: Alternative process technologies for equivalent performance scaling [81].



## Strain: Pitch dependence




Figure 1.4: Drive current enhancement from strain engineering is getting smaller as the pitch between the devices is getting shorter [14].

Source: [http://download.intel.com/pressroom/pdf/kkuhn/Kuhn\\_SSD\\_M\\_plenary\\_slides.pdf](http://download.intel.com/pressroom/pdf/kkuhn/Kuhn_SSD_M_plenary_slides.pdf)




Figure 1.5: Cross-sectional structure of a basic Ge MOSFET, illustrating the major challenges toward high performance CMOS fabrication.




Figure 1.6: (a) Device structure of a conceptual spin MOSFET. (b) Output characteristics of the spin MOSFET. The drain currents  $I_D^P$  (solid curves) and  $I_D^{AP}$  (dashed curves) in the parallel and antiparallel magnetic configurations, respectively, are plotted as a function of  $V_{DS}$ , where  $V_{GS}$  is varied from 0.3 to 1.5 V [58].

Table 1.1: Material properties of different semiconductor materials [16].

	Ge	Si	GaAs	InSb	InP
Bandgap, $E_g$ (eV)	0.66	1.12	1.42	0.17	1.35
Electron affinity, $\chi$ (eV)	4.05	4.0	4.07	4.59	4.38
Hole mobility, $\mu_h$ ( $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ )	1900	450	400	1250	150
Electron mobility, $\mu_e$ ( $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ )	3900	1500	8500	80 000	4600
Effective density of states in valence band, $N_v$ ( $\text{cm}^{-3}$ )	$6.0 \times 10^{18}$	$1.04 \times 10^{19}$	$7.0 \times 10^{18}$	$7.3 \times 10^{18}$	$1.1 \times 10^{19}$
Effective density of states in conduction band, $N_c$ ( $\text{cm}^{-3}$ )	$1.04 \times 10^{19}$	$2.8 \times 10^{19}$	$4.7 \times 10^{17}$	$4.2 \times 10^{16}$	$5.7 \times 10^{17}$
Lattice constant, $a$ (nm)	0.565	0.543	0.565	0.648	0.587
Dielectric constant, $k$	16.0	11.9	13.1	17.7	12.4
Melting point, $T_m$ ( $^{\circ}\text{C}$ )	937	1412	1240	527	1060
Clarke number (%)	$6.5 \times 10^{-4}$	25.8	Ga: $1 \times 10^{-3}$ As: $5 \times 10^{-4}$	In: $1 \times 10^{-5}$ Sb: $5 \times 10^{-5}$	In: $1 \times 10^{-4}$ P: $8 \times 10^{-2}$

## **PART I: Ge-BASED CMOS DEVICES**

### **Chapter 2: Effects of Si-Cap Thickness and Temperature on Device Performance of Si/Ge:C/Si pMOSFETs**

This chapter discusses the effects of Si cap thickness and temperature on device performance of buried channel Si/Ge:C/Si pMOSFETs. Silicon cap thickness (3 to 9 nm), as well as operating temperature (300K down to 77K), plays a significant role on device performance in terms of drive current, sub-threshold slope, effective hole mobility, and  $I_{\text{on}}-I_{\text{off}}$  ratio. The 7 nm Si capped device demonstrates highest mobility enhancement because of reduced remote Coulomb scattering. In addition, the valence-band offset between the Si-cap/Ge:C interface was quantitatively extracted by fitting the stair-case behavior of split C-V characteristics with self-consistent simulations of one-dimensional Poisson and Schrodinger equations.<sup>ii</sup>

#### **2.1 INTRODUCTION**

Germanium has drawn large interest from the semiconductor industry, as a promising material for future CMOS, because of its high intrinsic hole and electron mobility, smaller bandgap and lower processing temperature [16, 19]. However, Ge has its own drawbacks. Bulk Ge wafers are not suitable for current CMOS technology because of their cost, fragility and poor thermal conductivity. Epitaxial Ge grown on Si substrates could be one potential alternative to bulk Ge wafers. However, because of the large (4.2%) lattice mismatch between Si and Ge, it is highly challenging to grow low defect density epitaxial Ge-on-Si [82].

---

<sup>ii</sup> Part of this chapter is reprinted with permission from [75], © 2010 Institute of Physics.

Another major demerit of Ge is that native  $\text{GeO}_2$  is water soluble and unstable, hence cannot be used as a reliable gate dielectric. Moreover, the direct deposition of high-k dielectric on Ge results in high interface state densities ( $D_{it}$ ) because of interfacial  $\text{GeO}_x$  ( $x < 2$ ) formation, and hence poor device characteristics [16]. Therefore, major developments are going on to integrate an epitaxial Ge channel on a Si substrate [83] and to passivate Ge surface [33] in order to introduce Ge channel-based devices in a CMOS process [84].

In this work, we address both the above mentioned issues by fabricating Si-capped Ge:C devices on epitaxial Ge:C-on-Si substrates. Epitaxial Ge:C layer was chosen over Ge-on-Si because Ge:C shows a low threading dislocation density (TDD  $\sim 3 \times 10^5/\text{cm}^2$ ), which is 2-3 orders of magnitude lower than that of epitaxial Ge grown directly on Si substrates. Introduction of trace amounts of carbon (C) ( $< 0.5$  in %) into the epitaxial layer facilitates two-dimensional (2-D) growth of Ge:C directly on Si. Because of the low solid solubility of C in Ge, C tends to segregate towards the interface of Ge:C/Si substrate and thus limits the defects near the bottom interface. As a result, the upper portion of Ge:C layer has a much lower defect density than that of pure Ge grown directly on Si (100) [73, 74]. On the other hand, the in situ Si capping of the Ge:C layer prevents  $\text{GeO}_x$  formation and passivates the Ge:C surface. Moreover, the introduction of a thin Si cap creates a quantum well for holes in the Si/Ge:C/Si structure [28]. Therefore, the Si cap enhances the pMOSFET properties by two means: it passivates the Ge surface and reduces remote Coulomb and surface roughness scattering from the high-k interface, because of the quantum-well structure.

We fabricated Si/Ge:C/Si pMOSFETs to combine the benefits of low defect density of Ge:C film and the passivating qualities of Si cap. In order to investigate the effects of Si cap thickness (3 to 9 nm) on these devices, we carried out a temperature-dependent electrical characterization, along with device

simulations. Drive current, off-state leakage, sub-threshold slope, effective hole mobility and  $I_{\text{on}}/I_{\text{off}}$  (on-state drive current vs. off-state current) ratio depends strongly on Si cap thickness and operating temperature. Split capacitance-voltage (C-V) characteristics of the devices exhibited a stair-case behavior, which was used to determine the gate bias at which a second sub-band, confined primarily in the lower mobility Si cap layer, becomes occupied. Finally, one-dimensional (1-D) Poisson and Schrodinger equation was solved self-consistently to fit the experimental split C-V data in order to extract the valence-band (VB) offset and band alignment between the Si-cap/Ge:C interfaces[85]. The author acknowledges collaboration from En-shao Liu for performing the low-T measurements and the device simulations used in this work to extract the VB offset. The characterization performed provides us with insights about how to design the optimal Si cap thickness for epitaxial Ge-based devices.

## 2.2 MATERIAL GROWTH AND DEVICE FABRICATION

The MOSFETs were fabricated on epitaxial Ge:C layer ( $\sim 15$  nm) grown on lightly doped ( $1\text{-}10\ \Omega\cdot\text{cm}$ ) n-type Si (100) substrate. Epitaxial Ge:C film was grown in a custom-built cold-wall ultra high vacuum chemical vapor deposition (UHV-CVD) system. Disilane ( $\text{Si}_2\text{H}_6$ ), methyl-germane ( $\text{CH}_3\text{GeH}_3$ ) and germane ( $\text{GeH}_4$ ) gases were used as Si, C and Ge precursors, respectively. Before the epi growth, the substrates were cleaned in a piranha solution followed by a 40:1 de-ionized  $\text{H}_2\text{O}:\text{HF}$  dip for 40 s. The base pressure of the UHV-CVD process chamber was  $\sim 8 \times 10^{-10}$  Torr. The Ge:C layer was grown at  $420^\circ\text{C}$  at a pressure of 5 mTorr. The temperature was then raised to  $\sim 515^\circ\text{C}$  to grow the thin Si cap layer. As-grown Ge:C and Si cap thicknesses were measured by ellipsometry and confirmed by X-ray reflectivity (XRR) measurements. Atomic force microscopy

(AFM) and diffraction (XRD) studies were performed to verify the quality of the grown films.

For device fabrication, the epi film was cleaned by 20 minute sonication in acetone followed by isopropanol and DI water rinse. After a brief HF etch, the samples were loaded into the atomic layer deposition (ALD) chamber and ~6 nm  $\text{HfO}_2$  was deposited. Post-deposition anneal (PDA) was performed at 500 °C for 5 min in  $\text{N}_2$  ambient. After PDA, ~200 nm TaN was sputter deposited as a gate metal. Optical lithography and reactive ion etching (RIE) were performed to define the ring-FET. The channel length (L) ranges from 5 to 75  $\mu\text{m}$ , and the gate width (W) ranges from 500 to 1000  $\mu\text{m}$ . As the devices were long channel, no channel implant has been employed. However, a low background doping of  $<5 \times 10^{15} \text{ cm}^{-3}$  is expected in the epitaxial film. Ion Implantation of  $\text{BF}_2^+$  was performed at a dose of  $5 \times 10^{15} \text{ cm}^{-2}$  and energy of 25 KeV to form the Source/Drain region. The samples were subsequently annealed during a low-temperature oxide (LTO) deposition step for 2 hr at 530 °C. As a result, a doping density of  $\sim 10^{20} \text{ cm}^{-3}$  is expected in the  $\text{p}^+$  region. Aluminum was sputtered to form front and back contacts. Sintering was performed for 30 min, at 450 °C in a forming gas ambient.

## **2.3 RESULTS AND DISCUSSIONS**

### **2.3.1 Material Characterization**

The quality of the grown epitaxial films was verified by XRD rocking curves and AFM scans. The improved quality of the grown film is evident from the comparison of the AFM images of Ge on Si and Ge:C on Si films. Three-dimensional (3-D) images of AFM surface scans, performed on  $5 \times 5 \mu\text{m}^2$  area, are presented in Figure 2.1. The Ge film shows a high root mean square (RMS)



roughness ( $\sim 1.9$  nm) with severe islanding, whereas the Ge:C film shows a smooth surface with a low RMS roughness of  $\sim 0.292$  nm. The Si-capped (3, 7 and 9 nm) Ge:C films used for device fabrication demonstrated similar low RMS roughness values (0.29- 0.4 nm). Therefore, compared to conventional epi-Ge interface, a smoother epi-Ge:C interface is expected in the fabricated devices. The quality of the grown epitaxial films was further evident from the XRD rocking curves. Figure 2.2(a) shows the XRD rocking curve scanned on (004) hkl plane of a  $\sim 15$  nm Ge:C on Si (100) film. The Ge:C (004) peak occurs at  $\sim 32.95^\circ$  and the relative position of this peak to the Si (004) substrate peak confirms formation of partially relaxed Ge:C film of (100) orientation with nominal compressive strain. Again, the full width half maximum (FWHM) of the epitaxial Ge:C peak is  $\sim 0.23^\circ$ . Such a low FWHM peak of the thin ( $\sim 15$  nm) epitaxial layer denotes the good crystalline quality of this epitaxial film. Finally, secondary ion mass spectroscopy (SIMS) profile (shown in Figure 2.2(b)) was used to confirm C incorporation in the grown film. Figure 2.2(b) also shows segregation of C atoms near the interface of Ge:C/Si substrate. Presumably, the segregated C atoms near the substrate cause significant strain relaxation [86]. Besides, as the channel region has very low C concentration, the effect of alloy scattering is expected to be less pronounced in the Ge:C devices.

### 2.3.2 Design of Experiment

Table 2.1 presents the design of experiments carried out in this work. The devices are identified by as-grown Si cap thickness. However, top  $\sim 1$  nm of the Si cap may have been consumed during surface cleaning prior to dielectric deposition and during subsequent annealing by  $\text{SiO}_x$  layer formation. 2.3 (a) presents the schematic diagram of the gate stack in a buried-channel Ge:C

pMOSFET device. Figure 2.3 (b) shows the band diagram of the Si/Ge:C/Si structure presented in Figure 2.3 (a). The band diagram demonstrates the presence of a quantum well for holes in the high mobility Ge:C layer. As a result, in addition to passivating the Ge:C surface, Si cap also creates a buried channel for holes in the high mobility Ge:C layer.

#### 2.3.4 Extraction of Valence-band Offset in Si/Ge:C/Si Devices

The split C-V ( $C_{gc}$ - $V_G$ ) data of these MOSFETs were fitted to a theoretical model to find out the approximate valence band offset between Si-cap and Ge:C ( $\Delta E_v$ ) in the fabricated devices. The simulations have been performed in collaboration with E.S. Liu and the details are described in [85]. Split C-V measurements performed at 77K has been used to minimize the effects of thermionic emission over the hole barrier. Figure 2.4 (a) shows the split C-V characteristics (measured at 77K) of the 3 devices that have been used for this  $\Delta E_v$  extraction. The stair-case behavior of the split C-V characteristics corresponds to the  $\Delta E_v$  between the Si cap and Ge:C channel. The simulator developed in [87, 88] was used to solve the 1-D Poisson and Schrödinger equations self-consistently to match the stair-case behavior of the split C-V curves. The effective oxide thickness (EOT), Si cap thickness, Ge:C thickness, and  $\Delta E_v$  were iteratively adjusted to match the experimental  $C_{gc}$ - $V_G$  characteristics. The simulation results for 3, 7 and 9 nm Si cap devices are shown in Figure 2.4 (b), (c) and (d) respectively. Although experimental data and theoretical simulation did not perfectly overlap, the simulations successfully reproduced the Si cap thickness and the signature of  $C_{gc}$  data, namely the onset and ending of plateaus and the magnitude of  $C_{ox}$ . A  $\Delta E_v$  of ~660 meV was determined from 3 and 7 nm Si-cap devices. The extracted  $\Delta E_v$  of ~660 meV is in close agreement with theoretical and experimental estimations performed by

different groups [28, 89]<sup>iii</sup>. However, the extracted  $\Delta E_v$  for the 9 nm Si cap device is  $\sim 1060$  meV, much larger than expected. The 9 nm Si cap has a high defect density and increased interface state density which causes a stretch-out in the voltage-axis of the  $C_{gc}$ - $V_G$  plot. We speculate that this stretch-out in V-axis results in the over-estimation of  $\Delta E_v$ .

In general, the presence of a large  $\Delta E_v$  ( $\sim 660$  meV) makes Si cap a promising choice for high-performance buried channel Ge pMOSFET devices. However, as shown in the insets of Figure 2.4 (b), (c) and (d) conduction band (CB) of the Si cap aligns slightly below than that of the Ge:C CB and results in type-II band alignment. Therefore, a quantum well for electrons cannot be achieved in high mobility Ge and this phenomenon makes Si-cap unsuitable for buried channel Ge-based nMOSFETs.

### 2.3.5 Effects of Si-cap Thickness on Transfer Characteristics

Next, we address the role of the buried channel structure on the pMOSFET electrical characteristics, from room temperature down to 77K. Figure 2.5 presents the saturation drain current vs. gate voltage ( $I_D$ - $V_G$ ) characteristics (at  $V_D = -1$  V) at 300K as a function of different Si cap thickness. As shown in Figure 2.5, the 3 nm Si cap device shows the lowest  $I_{off}$  (at  $|V_G - V_T| < 0V$ ). As the Si cap thickness is increased from 3 nm to 7 nm and 9 nm,  $I_{off}$  goes up by  $\sim 2\times$  and two orders of magnitude, respectively. The 3 nm Si cap offers more gate control than the other two devices and hence lowest off-state leakage. On the other hand, the 3 nm Si cap device has the highest  $I_{on}$  ((measured at  $|V_G - V_T| = 2V$ )), whereas, the thickest Si cap (9 nm) has the poorest  $I_{on}$ . Among the devices, the 9 nm Si cap device has the poorest  $I_{on}$ - $I_{off}$  ratio and shows extremely high sub-threshold slope.

---

<sup>iii</sup> These studies were done for strained-Ge/relaxed-Si interfaces. Theoretical and experimental estimations of valence band offset at strained-Si/relaxed Ge and relaxed-Si/relaxed-Ge interfaces performed by different groups are listed in Appendix A. In practice, in our devices we have a relaxed Si cap on relaxed Ge:C as we have grown beyond critical thickness.

In the case of 9 nm Si cap, channel is formed mostly in the highly defective and rough Si cap, which has a lower mobility than the underlying Ge:C layer. The higher off-state leakage in the thicker (7 and 9 nm) Si-capped devices may be explained by weaker gate control and hence parallel conduction through the higher defect density Si caps. Therefore, a 3 nm Si cap appears to be more optimal than 7 and 9 nm Si caps in terms of higher drive current, lower sub-threshold swing (S) and lower off-state leakage. However, compared to the 7-nm and 9-nm Si cap device, the thinnest ( $\sim 3$  nm) Si cap device showed roughly an order of magnitude increase in gate leakage current density ( $\sim 3 \times 10^{-5}$  A/cm<sup>2</sup> at  $V_G=1$  V), presumably due to Ge out-diffusion into the high-k dielectric. However, even for the 3 nm Si cap device gate leakage current is a negligible ( $<0.1\%$ ) component of the off-state leakage current.

### 2.3.7 Extraction of Off-state leakage mechanism from Temperature-dependent Transfer Characteristics

Figure 2.6 presents the temperature-dependent  $I_D$ - $V_G$  characteristics measured at  $V_D = -1$  V, for the three different cap thickness. The key data of Figure 2.6 are also presented in Table 2.2, where  $I_{on}$  values are measured at  $|V_G - V_T| = 2$  V and  $I_{off}$  values are measured as the minimum current of the  $I_D$ - $V_G$  traces. As the temperature is reduced from 300K to 77K,  $I_{off}$  decreases by  $\sim 2$ -3 orders of magnitude. In order to further investigate the effects of Si cap thickness on  $I_{off}$ , Arrhenius plots of  $I_{off}$  are presented in Figure 2.7 for (a) linear region ( $V_D = -50$  mV) and (b) saturation region ( $V_D = -1$  V). As shown in Figure 2.7 (a), activation energies of the devices decrease with increasing Si cap thickness. The 3 nm Si cap device shows the strongest temperature dependence with an activation energy ( $E_A$ ) of  $\sim 0.32$  eV, which is very close to the half of the Ge bandgap ( $E_G \sim 0.66$  eV). Therefore, we speculate that Shockley-Read-Hall (SRH) generation is the dominant junction leakage mechanism in this device. However, temperature

dependence of  $I_{\text{off}}$  becomes weaker as Si cap thickness increases from 3 nm to 7 nm ( $E_A \sim 0.23$  eV) and 9 nm ( $E_A \sim 0.1$  eV). Such low activation energies are typically attributed to trap-assisted-tunneling (TAT) or band-to-band-tunneling (BTBT) [38, 90]. Presumably defect density in the Si cap region increases with increasing Si cap thickness. As a result, thicker Si cap devices are more prone to TAT and hence show weaker temperature dependence. Again, compared to low drain bias case ( $V_D = -50$  mV), a weaker temperature dependence was observed at higher drain bias ( $V_D = -1$  V) as shown in Figure 2.7(b). The stronger temperature dependence at low reverse bias indicates dominance of SRH leakage and TAT. On the other hand, weaker temperature dependence at higher bias indicates increased contribution from BTBT. Interestingly, temperature dependence of  $I_{\text{off}}$  of the 9 nm Si cap device did not change much with drain bias. Apparently, temperature dependent junction leakage mechanisms are less dominant here and highly defective Si-cap/Ge:C interface acts as a leakage path in the 9 nm Si cap device. On a separate note, drain field dependence of  $I_{\text{off}}$  in the 3 and 7 nm devices (not shown here) reduced at higher temperatures (near 300K). Similar decrease in field enhancement factor of leakage current (at higher temperatures) in Ge  $p^+-n$  junctions has also been observed by the IMEC group [91]. As junction leakage is the major component of  $I_{\text{off}}$  in our 3 and 7 nm devices,  $I_{\text{off}}$  is expected to be reduced significantly by adopting junction optimization schemes. Among such schemes utilization of optimized channel/halo implants [38, 90] is a promising approach to reduce  $I_{\text{off}}$  significantly. Besides, reduction of defect density in the Si cap and in the Ge:C layer is expected to reduce junction leakage to some extent. Formation of S/D junction deep in the lower defect density and wider bandgap Si substrate can also be utilized to reduce the junction leakage.

### 2.3.8 Effects of Temperature on Drive Current

As temperature is decreased from 300K to 77K,  $I_{on}$  increases (Figure 2.6) by ~19%, 28% and 13%, respectively, for the 3, 7 and 9 nm Si cap devices. As a result, both the sub-threshold swing and  $I_{on}$ - $I_{off}$  ratio improves significantly at reduced temperatures. Among the fabricated devices, the 7 nm Si cap device shows the highest enhancement in drive-current at 77K. These data suggests that the remote Coulomb scattering is less dominant in the 7 nm Si cap device, which results in more drive current enhancement at lower temperatures. Reduced Coulomb scattering in the 7 nm Si cap device is more evident from the effective mobility ( $\mu_{eff}$ ) vs. inversion charge density ( $N_{INV}$ ) plots presented in Figure 2.8 and peak  $\mu_{eff}$  ( $\mu_{peak}$ ) vs. temperature plots presented in the inset of Figure 2.9.

### 2.3.9 Si-cap Thickness Dependence of Effective Mobility

Figure 2.8 further emphasizes the necessity of optimizing Si cap thickness to achieve highest mobility enhancement. The effective mobility ( $\mu_{eff}$ ) of different devices was extracted from linear  $I_D$ - $V_G$  (measured at  $V_D = -50$  mV) and split C-V characteristics (Figure 2.4(a)). Figure 2.8 compares  $\mu_{eff}$  values extracted at 77K as lower temperature reduces the effects of phonon scattering. In general, all the Ge:C devices show hole mobility enhancement ( $2\times$ - $3\times$ ) over the control Si device. The 7 nm Si cap device shows the highest  $\mu_{eff}$  with  $\sim 3\times$  enhancement in peak mobility ( $\mu_{peak}$ ) over control Si devices. The thinnest Si cap (3 nm) device shows about 30% lower mobility compared to the 7 nm Si cap device presumably due to increased remote Coulomb scattering from high-k interface. The thickest (9 nm) Si cap device shows the lowest  $\mu_{eff}$  with lowest  $\mu_{peak}$ . The lower  $\mu_{eff}$  is expected in the 9 nm Si cap device, because the second subband, residing in the low mobility Si cap, starts to populate at lower gate bias (as observed in the split C-V characteristics). As a result, the 9 nm Si cap device shows much lower  $\mu_{eff}$

than 3 and 7 nm Si cap device, especially at higher inversion charge densities. Moreover, thick (9 nm) Si cap grown on Ge is well over the critical thickness and highly defective, which results in further mobility degradation. Therefore, it is evident that Si cap thickness needs to be optimized in order to achieve highest mobility enhancement in Ge-based pMOSFETs.

### 2.3.10 Mobility Degradation Mechanisms

The temperature-dependent  $\mu_{\text{eff}}$  vs.  $N_{\text{INV}}$  curves of the 7 nm Si cap device is shown in Figure 2.9. As a result of reduced phonon scattering,  $\mu_{\text{eff}}$  increases monotonically at lower temperatures. Throughout the temperature range, peak  $\mu_{\text{eff}}$  ( $\mu_{\text{peak}}$ ) increases by  $\sim 1.5X$  as temperature decreases from 300K to 77K. However, this small increment in mobility is less than expected. Figure 2.9 inset presents the temperature dependence of  $\mu_{\text{peak}}$  for the 3, 7 and 9 nm Si cap device. The  $\mu_{\text{peak}}$  vs. temperature data are fitted with a power law expression  $\mu_{\text{peak}}(T) = \mu_0 T^{-\alpha}$ . At low temperatures, the reported value of  $\alpha$  for holes is  $\sim 1$  for high quality  $\text{HfO}_2/\text{Si}$  (100) pMOSFETs [92]. For the Ge:C devices investigated in this work,  $\alpha$  is  $\sim 0.22$ ,  $\sim 0.33$  and  $\sim 0.26$  in 3, 7 and 9 nm Si cap thicknesses respectively, indicating a weaker temperature dependence of the hole mobility in our devices. As expected, the 7 nm Si cap device demonstrates the strongest temperature dependence. This observation corroborates our hypothesis that 7 nm Si cap ensures buried channel operation and hence reduces remote Coulomb scattering. The weak temperature dependence of  $\mu_{\text{eff}}$  observed in our devices suggests that the effective mobility of these devices is not limited by phonon scattering but by extrinsic factors (e.g. remote Coulomb scattering from high-k dielectric and surface roughness scattering). Therefore, the hole mobility in Ge:C devices is expected to be enhanced significantly by improving the quality of the deposited high-k oxide.

## 2.4 SUMMARY

The valence band offset and band-alignment between Si-cap/Ge:C interfaces have been extracted from the fabricated pMOSFETs. The large valence band offset and better high-k interface make Si cap a promising option for passivating Ge-based high mobility pMOSFETs. The device characteristics presented in this paper corroborates the fact that Si cap helps to create a high mobility buried channel Ge pMOSFET with improved performance. However, if the Si cap is too thick, it becomes highly defective and the cap itself acts as a low mobility channel. In summary, this work confirms the necessity to use optimal Si cap layer for high performance buried channel Ge-based pMOSFETs.






Figure 2.1: AFM images showing 3-D views of the grown films over  $5 \times 5 \mu\text{m}^2$  area – (a) Ge on Si (100), (b) Ge:C on Si (100). Epitaxial Ge film shows an RMS roughness of  $\sim 1.9 \text{ nm}$ ; whereas Ge:C film shows much lower RMS roughness ( $\sim 0.292 \text{ nm}$ ). RMS roughness is improved by  $\sim 6\times$  in Ge:C film, presumably due to the strain relaxation at the interface of Ge:C and Si substrate [75].






Figure 2.2: (a) XRD rocking curve of 3 nm Si-capped Ge:C (~15 nm) grown directly on Si (100). The relative position of the epitaxial peak to the substrate Si (004) peak confirms formation of partially relaxed epitaxial Ge:C on Si (100). (b) Secondary ion mass spectroscopy (SIMS) profile of a Ge:C (~42 nm) film grown directly on Si (100) substrate. Carbon concentration peaks at the bottom Ge:C/Si substrate interface [75].



(a)



(b)

Figure 2.3: (a) Schematic diagram of the gate stack in a buried-channel Ge:C pMOSFET. Si cap thickness was varied (3, 7 and 9 nm). (b) Band diagram (perpendicular to the MOSFET channel direction) of a Si/Ge:C/Si device. Valence band offset creates a quantum well for holes [75].




Figure 2.4: Experimental data and theoretical modeling of  $C_{gc}$ - $V_G$  characteristics – (a)  $C_{gc}$ - $V_G$  characteristics measured at 77K, (b-d) fitting of experimental data with simulation results. The results are shown for different Si cap thickness devices- (b) 3 nm, (c) 7 nm, and (d) 9 nm. Insets of (b), (c) and (d) show the simulated band diagram for the respective devices. Theoretical model successfully reproduce the signature of  $C_{gc}$  data, namely the onset and ending of plateaus and the magnitude of  $C_{ox}$  [75] [85].






Figure 2.5: Transfer characteristics of the fabricated pMOSFETs ( $W/L = 1000 \mu\text{m} / 50 \mu\text{m}$ ) at  $V_D = -1\text{V}$  (measured at 300K). The 3-nm Si cap device demonstrates strongest gate control [75].






Figure 2.6: Temperature dependence of transfer characteristics in saturation region ( $V_D = -1$  V) of varying Si cap thickness devices – (a) 3 nm, (b) 7 nm, (c) 9 nm [75].




Figure 2.7: Arrhenius plots of  $I_{\text{off}}$  (measured at  $V_G = V_{\text{FB}}$ ) of the devices with different Si cap thicknesses- (a)  $V_D = -50$  mV and (b)  $V_D = -1$  V. Activation energy ( $E_A$ ) of  $I_{\text{off}}$  decreases with increasing Si cap thickness and increasing drain bias [75].






Figure 2.8: Silicon cap thickness dependence of effective mobility (measured at 77K) vs. inversion charge density for the fabricated devices. The 7-nm Si cap device shows highest  $\mu_{\text{eff}}$ , presumably because of reduced remote Coulomb scattering [75].




Figure 2.9: Temperature dependence of effective hole mobility vs. inversion charge density curves of 7 nm Si cap device (from 77K to 300K). Inset shows the peak mobility vs. temperature plot of the 3, 7 and 9 nm Si capped devices. The 7 nm Si cap device demonstrates strongest temperature dependence [75].

Table 2.1: Design of Experiment

<b>Sample</b>	<b>Si cap (nm) (as grown)</b>	<b>Ge:C (nm)</b>
<b>A</b>	3	15
<b>B</b>	7	15
<b>C</b>	9	14

Table 2.2: Summary of  $I_{on}$ ,  $I_{off}$  and  $I_{on}/I_{off}$  data (from Figure 2.6)

	<b>300K</b>			<b>77K</b>		
<b>Si cap (nm)</b>	$I_{on}$ ( $\mu A/\mu m$ )	$I_{off}$ ( $\mu A/\mu m$ )	$I_{on}/I_{off}$	$I_{on}$ ( $\mu A/\mu m$ )	$I_{off}$ ( $\mu A/\mu m$ )	$I_{on}/I_{off}$
<b>3</b>	4.70	$1.76 \times 10^{-2}$	$2.67 \times 10^2$	5.60	$1.3 \times 10^{-6}$	$4.31 \times 10^6$
<b>7</b>	4.60	$3.1 \times 10^{-2}$	$1.50 \times 10^2$	5.87	$6.7 \times 10^{-5}$	$8.76 \times 10^4$
<b>9</b>	3.77	$3.3 \times 10^{-1}$	$1.13 \times 10^1$	4.26	$3.2 \times 10^{-3}$	$1.32 \times 10^3$

### Chapter 3: High mobility Ge MOSFETs with GeO<sub>2</sub>-Passivation Layer Grown by Rapid Thermal Oxidation

This chapter describes development of a simple route to passivate Ge surface using a thin GeO<sub>2</sub> passivation layer grown by rapid thermal oxidation. In addition, this chapter also investigates the thermal stability of the GeO<sub>2</sub>-passivation for MOS device applications. Introduction of a thin ( $\sim 1$  nm) GeO<sub>2</sub> layer to passivate the high-k/Ge interface in TaN/Al<sub>2</sub>O<sub>3</sub>/Ge MOSCAPs results in a low  $D_{it}$  ( $\sim 9 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ ); whereas, the MOSCAPs without GeO<sub>2</sub> show about an order of magnitude higher  $D_{it}$  ( $\sim 1 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ ). Material and electrical characterization of the MOS devices after various post-metallization anneals show that the highest processing temperature of the GeO<sub>2</sub>-passivated devices should be limited to 400°C to take advantage of the low  $D_{it}$  at the GeO<sub>2</sub>/Ge interface, as GeO<sub>2</sub> is not stable above 400°C. As a result of the low  $D_{it}$  at the Ge/GeO<sub>2</sub> interface, the GeO<sub>2</sub>-passivated pMOSFETs show an enhancement of  $\sim 1.8\times$  (at  $E_{eff}$  of  $\sim 0.25 \text{ MV/cm}$ ) in effective hole mobility and  $\sim 2$  orders of magnitude improvement in  $I_{ON}/I_{OFF}$  ratio. The GeO<sub>2</sub>-passivated nMOSFETs fabricated on higher electron mobility Ge (111) surface, demonstrate a high effective mobility ( $713 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at the peak) with  $\sim 2\times$  enhancement over control Si (100) devices. Moreover, at a drain bias of 1V and at a gate over drive of 1.2V, Ge MOSFETs ( $L \sim 75 \text{ }\mu\text{m}$ ) show a drive current of  $\sim 1.1 \text{ mA/mm}$ , which is  $\sim 1.6\times$  higher than that of the control Si devices. In addition, a good subthreshold slope of  $\sim 130 \text{ mV/decade}$  is achieved in nMOSFETs with the GeO<sub>2</sub> passivation layer<sup>4</sup>.

---

<sup>4</sup> Part of this chapter is reproduced with permission from [39], © 2010 IEEE.

### 3.1 INTRODUCTION

As discussed in the previous chapters, despite the attractive qualities of Ge as a channel material for future complementary metal oxide semiconductor (CMOS) devices, there are several challenges towards realization of high performance Ge-based CMOS devices. Among them, the passivation of the Ge/high-k dielectric interface remains a difficult challenge [16, 23]. Although high mobility Ge pMOSFETs have been demonstrated by employing different passivation schemes [25, 29, 75, 93], Ge nMOSFETs fabricated using similar and different schemes resulted in much lower inversion channel mobility than Si nMOSFETs [24, 25, 27, 94], despite higher intrinsic electron mobility in Ge. The major reason for low electron mobility has been recently suggested to be the high interface state density ( $D_{it}$ ) near the conduction band (CB) edge [31, 32]. However, there are only a few recent passivation schemes using  $\text{GeO}_2$ -based gate dielectrics (e.g. by ozone oxidation [33] and high pressure oxidation [35]), which showed low  $D_{it}$  near the CB edge [33] and relatively high  $\mu_{\text{eff}}$  [40, 95].

In this work, we investigate a novel and simple route to grow  $\text{GeO}_2$  by rapid thermal oxidation (RTO), and demonstrate high mobility Ge p- and nMOSFETs using the RTO-grown  $\text{GeO}_2$  as an interfacial layer. In order to combine the benefits of higher dielectric constants of high-k oxides and lower  $D_{it}$  at the  $\text{GeO}_2/\text{Ge}$  interface, we have integrated a thin ( $\sim 1$  nm)  $\text{GeO}_2$  interfacial layer (IL) between Ge and a high-k oxide. Furthermore, RTO-passivation on Ge (111) orientation was also investigated because of its higher ( $\sim 1.8\times$ ) electron mobility [96] and hole mobility [97] than Ge (100).

Towards this goal,  $\text{TaN}/\text{Al}_2\text{O}_3/\text{GeO}_2/\text{Ge}$  MOS capacitors (MOSCAPs) were fabricated and chemical stoichiometry of the interfacial  $\text{GeO}_2$  was investigated by X-ray photoelectron spectroscopy (XPS). Improved capacitance-voltage (C-V) characteristics of

the GeO<sub>2</sub>-passivated MOSCAPs over the MOSCAPs without GeO<sub>2</sub> demonstrate the benefits of interfacial GeO<sub>2</sub> incorporation. Thermal stability of the GeO<sub>2</sub>-passivated devices was investigated via material and electrical characterization of the MOSCAPs after various post-metallization anneals (PMA).

Germanium (100) pMOSFETs fabricated using the same gate stack show  $\sim 1.8\times$  enhancement in effective mobility ( $\mu_{\text{eff}}$ ) over control Ge (100) pMOSFETs without GeO<sub>2</sub>-passivation. The GeO<sub>2</sub>-passivated Ge (111) nMOSFETs show  $\sim 2\times$  enhancement in  $\mu_{\text{eff}}$  over control Si (100) nMOSFETs [39]. The lower  $D_{\text{it}}$  and higher mobility observed in the GeO<sub>2</sub>-passivated MOS devices demonstrate that an RTO-grown interfacial layer may provide a simple route to passivate Ge and hence, to achieve high mobility in Ge CMOS devices.

The author acknowledges Shagandeep Kaur for her help to perform the XPS measurements.

### **3.2 DEVICE FABRICATION**

Figure 3.1 summarizes the process flow and shows the device structure used in this work for MOS device fabrication. In order to grow the GeO<sub>2</sub> passivation layer, Ge wafers were cleaned by cyclic HF and DI water rinse and then were loaded into a rapid thermal processing system. About 1 nm thick GeO<sub>2</sub> interfacial layer was grown at 400°C for 3 min in an O<sub>2</sub> ambient. After the RTO step,  $\sim 7.5$  nm thick Al<sub>2</sub>O<sub>3</sub> was deposited as the high-k gate dielectric using atomic layer deposition (ALD) technique. After the dielectric deposition,  $\sim 200$  nm thick TaN was deposited as a metal gate via DC sputtering. The MOSCAPs were defined by optical lithography, followed by reactive ion etching of the TaN metal gate using CF<sub>4</sub> plasma. Control Ge MOSCAPs were fabricated

without any GeO<sub>2</sub> growth. Ring type MOSFETs (channel length, L=5 to 75 μm) were fabricated using the same gate stack.

For pMOSFET fabrication, implantation of BF<sub>2</sub><sup>+</sup> ions ( $5 \times 10^{15} \text{ cm}^{-2}$ ) was performed at 25 keV to form the S/D regions, and an activation anneal was performed at 400 °C for 10 min in N<sub>2</sub> ambient, followed by Al deposition as the front and back metal contacts. Forming gas anneal was performed at 400°C for 20 min to improve the S/D contacts. Control Si pMOSFETs and Ge pMOSFETs without GeO<sub>2</sub>, were also fabricated, using the same process flow and thermal budget.

For nMOSFET fabrication on Ge (111) orientation, implantation of P<sup>+</sup> ions ( $1 \times 10^{15} \text{ cm}^{-2}$ ) was performed at 23 keV to form the S/D regions, and an activation anneal was performed at 400 °C for 10 min in N<sub>2</sub> ambient, followed by Al deposition for front and back metal contacts. Forming gas anneals were performed at 400 °C for 120 min to improve the S/D contacts and to achieve reasonable n-type dopant activation. Control Si (100) nMOSFETs were also fabricated, using the same process flow and thermal budget.

### **3.3 RESULTS AND DISCUSSION**

#### **3.3.1 Stoichiometry of RTO-grown GeO<sub>x</sub>**

The stoichiometry of the interfacial GeO<sub>2</sub> layer was investigated by measuring the 3d spectra of Ge during monochromatic XPS analysis (Figure 3.2(a)). Three different samples were analyzed: sample A has RTO-grown GeO<sub>2</sub>, sample B is HF-last (without GeO<sub>2</sub> growth) and sample C is de-ionized (DI) water-rinsed after the RTO-growth of GeO<sub>2</sub>. It may be noted that stoichiometric GeO<sub>2</sub> is water-soluble, and hence we do not expect any oxidation peak in sample C. In sample A (with GeO<sub>2</sub>), the separation between the Ge 3d 0<sup>+</sup> peak and oxide peak is ~3.1 eV, which indicates formation of 4<sup>+</sup> oxidation



state rich  $\text{GeO}_2$  [98]. On the other hand, the 3d spectra from the HF-last sample do not show any peak corresponding to  $4^+$  oxidation state. Presumably, the shoulder in the 3d spectra of the HF-last sample indicates presence of native  $\text{GeO}_x$  ( $x \sim 1$ ) suboxides, which may have detrimental effects on the gate stack. As expected, no oxidation peak was observed from sample C, which shows the water-solubility of RTO-grown  $\text{GeO}_2$  and further corroborates its stoichiometry.

Furthermore, we have investigated the effects of RTO ramp rate on  $\text{GeO}_2$  quality by measuring the XPS 3d spectra (inset of Figure 3.2 (b)) from two different  $\text{GeO}_2$  samples grown at different ramp rates. The oxide peak from the slower ramp rate ( $1^\circ\text{C/s}$ ) sample shows a shift of  $\sim 0.3$  eV towards lower energy as compared to the faster ramp rate ( $80^\circ\text{C/s}$ ) sample, which suggests an increased presence of lower oxidation states. We hypothesize that the faster ramp rate reduces oxidation of Ge during ramp up and hence reduces sub-oxide formation at lower temperatures. Thus, RTO may offer a benefit over conventional thermal oxidation by reducing formation of lower oxidation states.

### 3.3.2 C-V characteristics of RTO-passivated MOSCAPs

Figure 3.3 shows the C-V characteristics of the MOSCAPs fabricated in this study on p-Ge (100) substrates ( $\sim 0.1 \Omega\text{-cm}$ ). Figures 3.3(a) and (b) compare the characteristics of the as-fabricated devices, where the  $\text{GeO}_2$ -passivated MOSCAPs show less frequency dispersion than the HF-last MOSCAPs. The advantage of the  $\text{GeO}_2$ -passivation layer is even more evident from the C-V characteristics of the optimized devices after a post-metallization anneal (PMA) performed at  $400^\circ\text{C}$  for 5 min, as shown in Figures 3.3(c) and 3.3(d). After this PMA in  $\text{N}_2$ -ambient, the optimized  $\text{GeO}_2$ -passivated MOSCAPs show negligible frequency dispersion (10-1000 kHz), compared to the HF-last MOSCAPs. Moreover, the HF-last MOSCAPs show a kink in the C-V curve and

inversion-like C-V behavior at high-frequencies (10-1000 kHz), which indicates a high  $D_{it}$ . On the other hand, the MOSCAPs with  $GeO_2$  show a lower mid-gap  $D_{it}$  (extracted by quasi-static C-V method) of  $\sim 9 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ , which is lower than that ( $\sim 7-8 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ ) of the HF-last MOSCAPs by about an order of magnitude.

### 3.3.3 Optimization of RTO-growth temperature

With a view to fabricating higher electron mobility Ge (111) MOSFETs, we have optimized the RTO conditions by investigating  $GeO_2$ -passivated MOSCAPs on lightly p-type ( $\sim 10-20 \text{ } \Omega\text{-cm}$ ) Ge (111) substrates. It appears, among other conditions, RTO temperature plays the most critical role on the quality of the grown passivation layer. For instance, Figures 3.4 (a) and (b) show the bi-directional C-V characteristics of the Ge (111) MOSCAPs with the  $GeO_x$ -passivation layer grown for 3 min at  $400^\circ\text{C}$  and at temperatures higher than  $400^\circ\text{C}$ . Among the fabricated MOSCAPs, the devices with  $GeO_x$  layer grown at  $400^\circ\text{C}$  show the minimum hysteresis, indicating the lowest  $D_{it}$ . Besides, the MOSCAPs fabricated with  $GeO_x$  layer grown at  $500^\circ\text{C}$  and higher show significantly higher equivalent oxide thicknesses (EOT), presumably due to the thicker growth of  $GeO_x$  and therefore, are not interesting from a device scaling perspective.

The MOSCAPs fabricated with the  $GeO_x$  layer grown at  $450^\circ\text{C}$ , show a large hysteresis, which is possibly due to the sub-stoichiometric growth of  $GeO_x$  ( $x < 2$ ) at  $450^\circ\text{C}$ . The sub-stoichiometric growth at about  $450^\circ\text{C}$  is expected, as  $GeO_2$  start to react with Ge and form volatile  $GeO$  following equation (3.1) at  $\sim 430-450^\circ\text{C}$ .



Formation of lower oxidation states at  $450^\circ\text{C}$  is also evident from the XPS 3d spectra of the  $GeO_x$  passivation layer grown at  $400^\circ\text{C}$  and  $450^\circ\text{C}$ , as shown in Figures 3.4 (c) and (d). The position of the peak from the  $GeO_x$  grown at  $400^\circ\text{C}$ , confirm growth of

GeO<sub>2</sub> at 400°C with more 4<sup>+</sup> oxidation states. On the other hand, the peak from the GeO<sub>x</sub> layer grown at 450°C is weaker and also shifts toward the Ge 2<sup>+</sup> state by about ~0.26eV, indicating stronger presence of volatile and unstable GeO, which results in a high D<sub>it</sub> at the high-k/Ge interface.

### 3.3.4 Thermal-stability of GeO<sub>2</sub>-passivated devices

The thermal stability of the GeO<sub>2</sub>-passivated Ge (111) MOSCAPs was investigated through various PMA treatments. It appears that the passivating qualities of the GeO<sub>2</sub> layer is retained after long PMA performed at 400°C for 30 min in N<sub>2</sub> ambient. However, the benefits of GeO<sub>2</sub>-based passivation are lost even after a PMA performed at 450°C for only 5 min, which is presumably due to the desorption of GeO<sub>2</sub> at ~450°C as governed by equation (3.1). Figures 3.5(a) and (b) show the XPS 3d spectra from the Al<sub>2</sub>O<sub>3</sub> (~3.5 nm)/GeO<sub>2</sub> (~1 nm)/Ge (111) stack after anneals at 400°C and 450°C for 5 min in N<sub>2</sub> ambient. The oxide peak observed from the sample annealed at 450°C is weaker and shows a shift toward lower energy than that from the sample annealed at 400°C, which confirms formation of GeO during PMA performed at 450°C or higher. As a result of such decomposition of the GeO<sub>2</sub> layer, the D<sub>it</sub> at the high-k/Ge interface increases significantly. The increased D<sub>it</sub> of the MOSCAPs annealed at 450°C results in a larger hysteresis (>300 mV), compared to that (<100 mV) of their counterparts annealed at 400°C, as shown in Figure 3.5(c). Furthermore, formation of volatile GeO at higher temperatures also degrades the gate stack reliability, presumably by creating traps in the high-k dielectric. This degradation in the high-k reliability is evident from Figure 3.5(d), which shows an increase of ~2 orders of magnitude in the leakage current density (at V<sub>G</sub> = -1.5V, in accumulation) of the Ge (111) MOSCAPs annealed at 500°C for 5 min.

To summarize the thermal stability study performed in this work, the highest processing temperature of the GeO<sub>2</sub>-passivated MOS devices needs to be limited to 400°C or lower in order to maintain the benefits of low D<sub>it</sub> at the Ge/high-k interface. This temperature of 400°C is high enough to achieve good activation of p-type dopants in Ge [99], however, it is not high enough to achieve a reasonable activation of n-type dopants [100].

### 3.3.5 RTO-passivated Ge pMOSFETs

In order to investigate the effects of the RTO-grown GeO<sub>2</sub> passivation in a MOSFET structure, we have fabricated gate-first TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge pMOSFETs on n-Ge (100) substrates (~0.005-0.02 Ω-cm). Control devices without the RTO-passivation were also fabricated on the same substrates. The GeO<sub>2</sub>-passivated Ge (100) pMOSFETs clearly outperform the control Ge (100) devices and hence demonstrate the benefits of GeO<sub>2</sub> passivation in a MOSFET structure. Figure 3.6 (a) shows the linear I<sub>S</sub>-V<sub>G</sub> characteristics (at V<sub>D</sub> = 50 mV) of long channel (L~75 μm) pMOSFETs with and without GeO<sub>2</sub> passivation, respectively. The GeO<sub>2</sub>/Ge (100) pMOSFETs demonstrate a good I<sub>ON</sub>/I<sub>OFF</sub> ratio of ~10<sup>5</sup>, a low subthreshold slope (SS) of ~119 mV/decade, and a threshold voltage (V<sub>T</sub>) of ~ -0.6 V. On the other hand, the devices without GeO<sub>2</sub> show a low I<sub>ON</sub>/I<sub>OFF</sub> ratio of ~10<sup>3</sup>, a high SS of ~223 mV/decade, and a threshold voltage (V<sub>T</sub>) of ~0.4 V. The low SS of ~119 mV/decade, indicates a relatively low D<sub>it</sub> (~2-3×10<sup>12</sup> cm<sup>-2</sup>eV<sup>-1</sup>) at the GeO<sub>2</sub>/Ge interface even after MOSFET fabrication. Furthermore, compared to the control devices, the GeO<sub>2</sub>-passivated devices (L ~75 μm) show ~1.2× enhancement in drive current with a drive current of ~0.6 μA/μm in the saturation region (V<sub>D</sub>= 1V) at a gate overdrive of ~1 V (Figure 3.6 (a)).

Figure 3.7 shows the  $\mu_{\text{eff}}$  vs. effective field ( $E_{\text{eff}}$ ) plots of the same devices, where  $\mu_{\text{eff}}$  is extracted from their respective  $I_S$ - $V_G$  (at  $V_D = 50$  mV) and split C-V characteristics. The  $\text{GeO}_2$ -passivated devices show  $\sim 1.8\times$  enhancement (at  $E_{\text{eff}} = 0.25$  MV/cm) in  $\mu_{\text{eff}}$  over the control devices, and also surpasses the universal Si mobility. It may also be noted that the mobility data shown are not corrected for the S/D series resistance ( $R_S$ ). Therefore, performance of these devices is limited to some extent by their  $R_S$  and hence is expected to be further improved by reducing the S/D  $R_S$  by optimizing the dopant activation and metal-germanidation processes.

### 3.3.6 RTO-passivated Ge (111) pMOSFETs

In order to investigate the performance of Ge pMOSFETs on higher electron mobility (111) orientation,  $\text{GeO}_2$ -passivated pMOSFETs were also fabricated on n-Ge (111) substrates ( $\sim 5\text{-}40$   $\Omega\text{-cm}$ ). The  $\mu_{\text{eff}}$  vs.  $E_{\text{eff}}$  data of these Ge (111) pMOSFETs are shown in Figure 3.8 that demonstrate a high  $\mu_{\text{eff}}$  of  $\sim 270$   $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$  for holes, with  $\sim 2.3\times$  enhancement over universal Si mobility and  $\sim 1.5\times$  enhancement in  $\mu_{\text{eff}}$  over the devices on heavily-doped Ge (100) substrates ( $\sim 0.005\text{-}0.02$   $\Omega\text{-cm}$ ). The higher hole mobility observed in the  $\text{GeO}_2/\text{Ge}$  (111) devices may be attributed in part to the higher mobility on (111) surface [97] and the lower impurity scattering due to the lower density of n-type dopants in the starting substrate [101]. Nevertheless, the high hole mobility observed in these (111) devices envisage the promise of this RTO-passivation technique to fabricate high mobility Ge-based CMOS on Ge (111), as this orientation is expected to have the highest electron mobility in Ge.

### 3.3.7 RTO-passivated Ge (111) nMOSFETs

In order to investigate the effects of the RTO-grown  $\text{GeO}_2$  passivation on nMOSFET performance and to take the advantage of higher electron mobility on Ge

(111) orientation, we have fabricated gate-first TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge (111) nMOSFETs on p-Ge (111) substrates (~10-20 Ω-cm). Control Si devices were also fabricated on the p-Si (100) substrates (~1-10 Ω-cm). The GeO<sub>2</sub>-passivated Ge (111) nMOSFETs clearly outperform the control Si (100) nMOSFETs and hence demonstrate the benefits of GeO<sub>2</sub> passivation in a MOSFET structure. Figure 3.9 shows the linear I<sub>D</sub>-V<sub>G</sub> characteristics (at V<sub>D</sub> = 50 mV) of long channel (L~75 μm) Ge (111) and Si (100) nMOSFETs. The GeO<sub>2</sub>/Ge (111) nMOSFET demonstrates a good I<sub>ON</sub>/I<sub>OFF</sub> ratio of >10<sup>3</sup>, a low subthreshold slope (SS) of ~130 mV/decade, and a threshold voltage (V<sub>T</sub>) of ~0.25 V. In general, compared to the drain current, the source current of Ge devices is less affected by the S/D junction leakage. As a result, the I<sub>S</sub>-V<sub>G</sub> plot (also shown in Figure 3.9) of the same GeO<sub>2</sub>/Ge (111) device shows a higher I<sub>ON</sub>/I<sub>OFF</sub> ratio of ~10<sup>4</sup> and a lower SS of ~113 mV/decade, which indicates a relatively low D<sub>it</sub> (~3×10<sup>12</sup> cm<sup>-2</sup>eV<sup>-1</sup>) at the GeO<sub>2</sub>/Ge interface. Furthermore, the transconductance (g<sub>m</sub>) (inset (a) of Figure 3.9) of the GeO<sub>2</sub>/Ge (111) MOSFET shows a ~2.2× enhancement over the Si MOSFET in the linear region. Inset (b) of Figure 3.9 shows the output characteristics of the Ge (111) and control Si (100) nMOSFETs (L= 75 μm). In the saturation region, and at a gate overdrive of ~1.2 V, the Ge device shows a drive current of ~1.1 mA/mm, which is ~1.6× higher than that of the control Si device.

Figure 3.10 (a) shows the μ<sub>eff</sub> vs. effective field (E<sub>eff</sub>) plots of the same devices, where μ<sub>eff</sub> is extracted from their respective I<sub>D</sub>-V<sub>G</sub> (at V<sub>D</sub>= 50 mV) and split C-V characteristics. The Ge nMOSFET shows ~2× enhancement over the Si control device with a high peak μ<sub>eff</sub> of ~713 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>, which is comparable to the universal Si mobility at low effective fields. The peak μ<sub>eff</sub> occurs at an inversion charge density (N<sub>INV</sub>) of ~2.1×10<sup>11</sup> cm<sup>-2</sup>, measured at a gate overdrive of ~150 mV. The mobility data from three different devices have been compared, all of which exhibited comparable peak μ<sub>eff</sub> of

$\sim 700 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at  $N_{\text{INV}}$  of  $\sim 2\text{-}3.5 \times 10^{11} \text{ cm}^{-2}$ . This observation is in agreement with [102], where the peak  $\mu_{\text{eff}}$  is observed at similarly low  $N_{\text{INV}}$  of  $\sim 1\text{-}2 \times 10^{11} \text{ cm}^{-2}$  in Ge nMOSFETs fabricated on lightly doped substrates. The mechanism that leads to a peak  $\mu_{\text{eff}}$  at such low  $N_{\text{INV}}$  in lightly doped Ge nMOSFETs is currently unclear, and requires further investigation.

In order to compensate for the high series resistance ( $R_S$ ) in the devices, resulting from low activation of n-type dopants in Ge, we employed a total resistance ( $R_{\text{Total}} = V_D/I_D$ ) slope-based method [103] to extract  $\mu_{\text{eff}}$ , using the following formula:

$$\mu_{\text{eff}} = 1/(WQ_{\text{INV}}A) \quad (3.2)$$

where  $A$  is the slope of the  $R_{\text{Total}}$  vs.  $L$  plots,  $W$  is the channel width and  $Q_{\text{INV}}$  is the inversion charge density. Figure 3.10 (b) shows that the correction for  $R_S$  results in about 21% enhancement in  $\mu_{\text{eff}}$  extracted from the long channel ( $L=75 \text{ }\mu\text{m}$ ) devices. As expected, the enhancement is even larger ( $\sim 95\%$ ) for shorter channel ( $L=10 \text{ }\mu\text{m}$ ) devices. Therefore, performance of Ge nMOSFETs fabricated in this work is limited to a large extent by their high  $R_S$  and hence is expected to be further improved by increasing the activation of dopants in the S/D regions.

### 3.4 SUMMARY

In this chapter, we describe development of a simple and novel approach to grow  $\text{GeO}_2$  by RTO, which results in a low  $D_{\text{it}}$  at the Ge/high-k interface. The thermal stability of the  $\text{GeO}_2$  passivation layer has also been investigated via material and electrical characterization. Furthermore, high-k/metal-gate Ge pMOSFETs with a RTO-grown interfacial  $\text{GeO}_2$  layer were also fabricated. The  $\text{GeO}_2$ -passivated Ge (100) pMOSFETs show  $\sim 1.8\times$  enhancement in hole mobility (with a peak  $\mu_{\text{eff}}$  of  $\sim 175 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ) over the

control devices without GeO<sub>2</sub> passivation. Furthermore, a low SS of ~119 mV/decade and a high I<sub>ON</sub>/I<sub>OFF</sub> ratio of ~10<sup>5</sup> were achieved in the GeO<sub>2</sub>-passivated devices, corroborating the passivating qualities of the RTO-grown GeO<sub>2</sub> interfacial layer demonstrated in this work. We have demonstrated high mobility gate-first Ge (111) nMOSFETs with a novel RTO grown, interfacial GeO<sub>2</sub> layer. The Ge (111) nMOSFETs show ~2× enhancement in electron mobility (with a peak  $\mu_{\text{eff}}$  of ~713 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>) and ~1.6× enhancement in drive current over control Si (100) devices. A good SS of ~130 mV/decade and an I<sub>ON</sub>/I<sub>OFF</sub> ratio of ~10<sup>3</sup> were achieved. Further enhancement in device performance is expected from the optimization of S/D series resistance.



- Starting Substrate: p-Ge
- Cyclic HF clean
- RTO at 400°C for 3 min (10 slm dry O<sub>2</sub> )
- ALD of ~8 nm Al<sub>2</sub>O<sub>3</sub>
- PVD of TaN
- PMA (400°C in N<sub>2</sub> ambient)
- FGA (400°C in forming gas)






Figure 3.1: Process flow and device structure of RTO-grown GeO<sub>2</sub>-passivated MOS devices.



(a)



(b)

Figure 3.2: (a) XPS 3d spectra confirm the formation of  $\text{GeO}_2$  ( $4^+$  oxidation state at  $\sim 3.1\text{eV}$ ) during the RTO-based passivation of Ge; (b) XPS 3d spectra of  $\text{GeO}_x$  grown using different RTO ramp rates, faster ramp reduces sub-oxide formation and thus shows advantage of RTO over conventional oxidation.




Figure 3.3: C-V characteristics of HF-last and RTO-passivated Ge MOSCAPs- (a) and (b) show the frequency dispersion characteristics of as-fabricated devices; (c) and (d) show the same for 400°C for 5 min annealed devices. The improved C-V characteristics of the RTO-passivated devices indicate a low  $D_{it}$  at the Ge/high-k interface.




Figure 3.4: Effects of oxidation temperature on RTO-passivation: (a) and (b) C-V characteristics of the MOSCAPs with  $\text{GeO}_x$  layer grown at 400°C show much lower hysteresis, compared to the devices with  $\text{GeO}_x$  grown at 450°C and above; (c) and (d) XPS 3d spectra of the  $\text{GeO}_x$  layers grown at 400°C and 450°C, indicating presence of more  $4^+$  states during 400°C oxidation.




Figure 3.5: Effects of PMA at different temperatures- (a) and (b) XPS 3d spectra of GeO<sub>x</sub>/Ge stack after 400°C and 450°C PMA for 5 min, showing anneal at 450°C decomposes GeO<sub>2</sub> and reduces 4<sup>+</sup> oxidation states in the interfacial GeO<sub>2</sub> layer. (c) Effects of PMA temperature on C-V characteristics: the MOSCAPs annealed at 450°C show increased hysteresis, as GeO<sub>2</sub>-passivation is not stable above 400°C. (d) Gate-leakage current density increases by ~1-2 orders of magnitude after 500°C anneal for 5 min.




Figure 3.6: (a)  $I_S$ - $V_G$  characteristics of Ge (100) pMOSFETs fabricated with  $\text{GeO}_2$ -passivation and without  $\text{GeO}_2$ -passivation. The  $\text{GeO}_2$ -passivated devices show a lower SS and about 2 orders of magnitude improvement in  $I_{\text{ON}}/I_{\text{OFF}}$  ratio over their HF-last counterparts. (b)  $I_S$ - $V_D$  characteristics of the Ge (100) pMOSFETs with and without  $\text{GeO}_2$  passivation, showing  $\sim 1.2\times$  enhancement in drive current while using  $\text{GeO}_2$  passivation.




Figure 3.7:  $\mu_{\text{eff}}$  vs.  $E_{\text{eff}}$  plots of Ge (100) pMOSFETs fabricated with and without GeO<sub>2</sub>-passivation. The GeO<sub>2</sub>-passivated devices show  $\sim 1.8\times$  enhancement in hole mobility over their HF-last counterparts.




Figure 3.8:  $\mu_{\text{eff}}$  vs.  $E_{\text{eff}}$  plots of GeO<sub>2</sub>-passivated pMOSFETs fabricated on Ge (100) and Ge (111) substrates. The Ge (111) devices show  $\sim 1.5\times$  enhancement in hole mobility over their Ge (100) counterparts. The enhancement in mobility can be attributed to two reasons – (i) higher mobility on (111) orientation, and (ii) significantly lower doping concentration in the (111) substrates ( $\sim 5\text{-}40\ \Omega\text{-cm}$ ), compared to the (100) substrates ( $\sim 0.005\text{-}0.02\ \Omega\text{-cm}$ ) used in this work.






Figure 3.9: Transfer characteristics of TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge (111) and TaN/Al<sub>2</sub>O<sub>3</sub>/Si (100) nMOSFETs (W/L=500/75  $\mu$ m) in linear region (at  $V_D = 50$  mV). Inset (a) compares  $g_m$  of the same devices, where Ge nMOSFET shows  $\sim 2.2\times$  enhancement over Si nMOSFET. Inset (b) shows output characteristics of the same devices. The GeO<sub>2</sub>/Ge (111) nMOSFET shows  $\sim 1.6\times$  enhancement in drive current over Si (100) nMOSFET [39].




Figure 3.10: (a)  $\mu_{\text{eff}}$  vs.  $E_{\text{eff}}$  plots for TaN/ $\text{Al}_2\text{O}_3$ /GeO<sub>2</sub>/Ge (111) and TaN/ $\text{Al}_2\text{O}_3$ /Si (100) nMOSFETs extracted from long channel ( $L \sim 75 \mu\text{m}$ ) devices. The Ge nMOSFETs show  $\sim 2\times$  enhancement in  $\mu_{\text{eff}}$  over the control Si nMOSFETs. Dashed line (with open symbols) shows the  $\mu_{\text{eff}}$  curve of the Si control device after  $R_s$  correction. (b) Effective mobility (with  $R_s$  correction) vs.  $E_{\text{eff}}$  plots of TaN/ $\text{Al}_2\text{O}_3$ /GeO<sub>2</sub>/Ge (111) nMOSFETs which have been extracted from the slope of  $R_{\text{Total}}$  vs.  $L$  plots for different channel length devices. Series resistance correction of a 10  $\mu\text{m}$  gate length device results in  $\sim 95\%$  enhancement in  $\mu_{\text{eff}}$  [39].

## Chapter 4: Investigation of Underperformance in Ge nMOSFETs

This chapter investigates temperature-dependent characteristics of the GeO<sub>2</sub>-passivated nMOSFETs described in the previous chapter, where we introduced a simple route to grow the GeO<sub>2</sub> passivation layer by rapid thermal oxidation. A low mid-gap  $D_{it}$  ( $\sim 10^{12} \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ) was achieved at the Ge/GeO<sub>2</sub> interface that resulted in a high electron mobility ( $\sim 715 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ , at peak) in Ge (111) nMOSFETs. Although the effective mobility achieved is comparable to that of the universal Si mobility at lower effective fields ( $< 0.1 \text{ MV/cm}$ ), the enhancement in mobility is not as high as expected. Temperature-dependent characterization of the GeO<sub>2</sub>/Ge (111) nMOSFETs indicates that despite significant improvement over HF-last devices, these devices still suffer from remote Coulomb scattering that limits the effective mobility in them. The ns pulsed I-V characterization performed indicates significant charge trapping in the gate dielectric that may contribute to the Coulomb-scattering and over-estimation of inversion charge density. Temperature-dependence of these devices also suggests low activation of n-type dopants, and a high density of defects in the S/D junctions that also contribute to the underperformance of Ge nMOSFETs.

### 4.1 INTRODUCTION

In chapter 3, we have demonstrated RTO-passivated Ge (111) nMOSFETs with a good peak effective mobility ( $\mu_{\text{eff}}$ ) with about  $2\times$  enhancement over Si (100) control devices. Recently, several other groups have also reported significant improvement in  $\mu_{\text{eff}}$  in Ge nMOSFETs using GeO<sub>2</sub>-based passivation layers, over their counterparts without GeO<sub>2</sub>-passivation [37, 95]. Despite their improvement over historic devices, state-of-the-

art Ge nMOSFETs fabricated in this work and by other groups still show lower  $\mu_{\text{eff}}$  than the universal Si/SiO<sub>2</sub> mobility, especially at higher effective fields ( $E_{\text{eff}}$ ). In addition to low  $\mu_{\text{eff}}$ , Ge nMOSFETs, in general, also suffer from poor sub-threshold slope (SS), low  $I_{\text{ON}}/I_{\text{OFF}}$  ratio and high off-state leakage [24, 27, 37, 95]. Such underperformance in Ge nMOSFETs are commonly attributed to the high density of interface states ( $D_{\text{it}}$ ) at the Ge/high-k interface [31, 32] and to the poor  $n^+/p$  junctions due to low activation of n-type dopants in Ge [19, 24]. Among other techniques to identify the underlying mechanisms for such degradations in MOSFET structures, temperature-dependent electrical characterization of MOSFETs is a powerful non-destructive technique, as it simultaneously enables us to recognize the scattering mechanisms that may limit the  $\mu_{\text{eff}}$  [104, 105] and the junction leakage mechanisms that are responsible for the off-state current [75], [90].

In this work, we have employed the technique of temperature-dependent characterization, from 300K down to 80K, and ns pulsed I-V characterization (at 300K) to investigate the underperformance of TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge (111) nMOSFETs despite the low mid-gap  $D_{\text{it}}$  achieved at the GeO<sub>2</sub>/Ge interface and the high intrinsic electron mobility of Ge. Temperature-dependence of different electrical properties of the fabricated MOSFETs, namely,  $I_{\text{ON}}/I_{\text{OFF}}$  ratio,  $I_{\text{OFF}}$ , SS, threshold voltage ( $V_{\text{T}}$ ),  $\mu_{\text{eff}}$ , and series resistance ( $R_{\text{S}}$ ), suggests that despite low mid-gap  $D_{\text{it}}$ , RTO-passivated devices still suffer from strong remote Coulomb scattering due to charge trapping in the gate stack and the interface states near the conduction-band (CB) edge. Moreover, the high  $R_{\text{S}}$  and poor  $n^+/p$  junctions caused by low activation of n-type dopants and inadequate removal of implantation-induced damage also contribute to the degraded behavior of these Ge nMOSFETs.

## 4.2 EXPERIMENTAL METHODS

In this work, we have characterized the TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge (111) nMOSFETs from 300K down to 80K in a Lakeshore cryogenic probe station using HP 4156C semiconductor parameter analyzer and HP 4184 LCR meter for I-V and C-V characterization, respectively. The ns pulsed I-V characterization was performed at Sematech using Keithly 4200 semiconductor characterization system. The author acknowledges Michael Ramon for his collaboration to setup the pulsed I-V characterization tools at Sematech International. The details of the device fabrication steps have been described in chapter 3.

## 4.3 RESULTS AND DISCUSSION

### 4.3.1 Temperature-dependence of off-state leakage

Figure 4.1 shows the temperature-dependence of  $I_D$ - $V_G$  characteristics of a typical RTO-passivated Ge (111) nMOSFET ( $W/L \sim 500 \mu\text{m}/75 \mu\text{m}$ ) measured in the linear region ( $V_D = 50 \text{ mV}$ ), from 300K down to 100K. At 300K, the devices show a moderate  $I_{ON}/I_{OFF}$  ratio of  $\sim 10^3$ , despite the reasonably high  $I_{ON}$  achieved using RTO-passivation and higher mobility Ge (111) substrates. As expected, the nMOSFETs demonstrate a significant reduction in  $I_{OFF}$  and improvement in  $I_{ON}/I_{OFF}$  ratio at lower temperatures. Off-state current of the devices decreases by more than 5 orders of magnitude as the operating temperature is reduced to 100K from 300K. As a result, at 100K, the devices show a high  $I_{ON}/I_{OFF}$  ratio of about  $10^8$  which is  $\sim 5$  orders of magnitude higher than that measured at 300K. In order to investigate the dominant leakage mechanism for off-state current in these devices, the temperature-dependent data of  $I_{OFF}$  were summarized in an Arrhenius plot (Figure 4.2). The Arrhenius plot shows two distinct regions with different

slopes, indicating dominance of different leakage mechanisms at two different temperature ranges. Therefore, we have extracted two different activation energies ( $E_A$ ) from different ranges of the data. From the relatively higher temperature range ( $>150\text{K}$ ), an  $E_A$  of  $\sim 0.21\text{ eV}$  is extracted, which is significantly lower than the  $E_g/2$  of Ge and thus indicates dominance of trap-assisted tunneling (TAT) [106], presumably, because of the high-density of implantation-induced damage in the S/D junctions. Even lower  $E_A$  of  $\sim 0.11\text{ eV}$  is extracted from lower temperatures ( $<150\text{K}$ ) indicating dominance of band-to-band-tunneling [106], which may be attributed to the low bandgap of Ge.

#### 4.3.2 Estimation of interface state densities

The reduction in  $I_{\text{OFF}}$  at lower temperatures also results in a decrease in subthreshold swing (SS). Figure 4.3(a) summarizes the SS vs. temperature data, which shows a slope of  $\sim 0.4\text{ mV/decade/K}$ . The SS data can be utilized to extract the  $D_{\text{it}}$  of the fabricated MOSFET devices by employing the following equation:

$$\text{SS} = 2.3 \times (kT/q) \times \{1 + (C_d + C_{\text{it}})/C_{\text{ox}}\} \quad (1)$$

By using the SS data shown in Figure 4.3(a) in equation (1), we have extracted a reasonably low  $D_{\text{it}}$  of  $\sim 3 \times 10^{12}\text{ cm}^{-2}\text{eV}^{-1}$ , which is comparable to the mid-gap  $D_{\text{it}}$  extracted from the  $\text{GeO}_2/\text{Ge}$  (111) MOS devices, using conductance method at  $300\text{K}$  (Figure 4.3(b)).

Figure 4.4(a) shows the threshold voltage ( $V_T$ ) of the devices as a function of temperature. As expected,  $V_T$  increases as the temperature decreases, however, the  $V_T$ -shift ( $\Delta V_T$ ) as a function of temperature is much larger than that expected from an ideal case of zero interface states. Therefore, any additional shift in  $V_T$  can be attributed to the charging and discharging of the interface states. According to this approximation,  $D_{\text{it}}$  is given by the following equation,

$$D_{it} = \frac{(\Delta V_{T,ideal} - \Delta V_{T,measured})}{q} C_{ox} \quad (2) \quad [107]$$

where,  $V_{T,ideal}$  is the theoretical  $V_T$  without considering  $D_{it}$ , and  $V_{T,ideal}$  is the actual  $V_T$  measured at different temperatures. The main advantage of using eqn. (2) to extract  $D_{it}$  is that this method facilitates extraction of  $D_{it}$  closer to the conduction-band (CB) edge which plays a critical role in nMOSFET performance. Therefore, to further investigate the role of near CB edge  $D_{it}$  on the fabricated devices, we have extracted the  $D_{it}$  using (2), and summarized the data as a function of energy in Figure 4.4 (b). The plot shows a high  $D_{it}$  of  $\sim 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  near the CB edge, which is higher than that at the mid-gap by  $\sim 1$ -2 orders of magnitude. Such a high  $D_{it}$  near the CB-edge may cause significant charge trapping and hence strong remote-Coulomb scattering in the fabricated nMOSFETs. As a result, the Ge nMOSFETs show a relatively low mobility (compared to the universal Si mobility) because of the over-estimation of inversion charges and low drain current achieved due to the remote Coulomb scattering.

### 4.3.3 Pulsed I-V characterization

In order to obtain the near intrinsic I-V characteristics of the MOSFETs without the influence from the charge trapping in the interface states and in the high-k, we have employed a unique “ns pulsed-IV technique” to minimize charge trapping when measuring the devices [108]. In principle, I-V characteristics obtained using this technique are devoid of charge trapping, if the pulses applied to the gate is so short that the traps cannot respond to it [77]. Figure 4.5 (a) shows the schematic illustration of the setup for ns pulsed I-V characterization used in this work. A pulse train with increasing amplitude was used to bias the gate and the drain current ( $I_d$ ) was measured at the top of each pulse ( $P_w=200 \text{ ns}$ ). In addition, the rise-time and fall-time for the pulses were kept as short as possible to minimize charge trapping during rise ( $t_{rise}=t_{fall}= 10 \text{ ns}$ ). Figure 4.5

(b) shows the pulsed  $I_d$ - $V_g$  characteristics of an  $L \sim 10 \mu\text{m}$  device measured in linear region ( $V_D = 0.1 \text{ mV}$ ). A significant improvement of about  $1.3\times$  was observed in drain current measured from the pulsed characteristics over the DC characteristics. In this context, we would like to note that to probe closer to the near-intrinsic characteristics of the MOSFETs, ideally, devices with shorter channel lengths and lower series resistance ( $R_{\text{SERIES}}$ ) should be used to ensure formation of a uniform inversion channel during the ultra-short pulse applied at the gate. Therefore, the actual benefit of reducing the fast-traps in the gate stack to a minimum can be much larger than the enhancement ( $\sim 25\%$ ) observed from the ns pulsed I-V characterization performed in this work. Nevertheless, the pulsed I-V characterization validates the hypothesis that charge trapping in the high-k or at the high-k/Ge interface is responsible for the low mobility observed in Ge nMOSFETs. The impact of these traps on mobility degradation is two-fold. First, the mobile inversion charges available in the channel are over-estimated by conventional split-CV measurements and hence cause under-estimation of  $\mu_{\text{eff}}$ . The trapped charges can further degrade the  $\mu_{\text{eff}}$  in the Ge nMOSFETs as they act as the remote Coulomb scattering centers for the mobile charges in the inversion channel.

#### 4.3.4 Temperature-dependent mobility degradation mechanisms

In order to investigate the contribution of remote Coulomb scattering to the degradation of mobility in Ge nMOSFETs, the  $\mu_{\text{eff}}$  data of the RTO-passivated Ge nMOSFETs was investigated by low temperature measurements down to 77K. Figure 4.6 (a) presents the  $\mu_{\text{eff}}$  vs. inversion charge density ( $N_{\text{INV}}$ ) data at different temperatures for the RTO-passivated Ge nMOSFETs, which show mobility increases with decreasing temperature, likely because of reduced phonon scattering. Our observation of mobility increase with reducing temperature is in contrast with a previous study [102], where a



decrease in electron mobility was observed at lower temperature, and was attributed to increased Coulomb scattering. On the other hand, the RTO-passivated devices in this work show an increase in mobility at lower temperatures, indicating that remote Coulomb scattering is less dominant and, hence, RTO passivation may provide a pathway to higher mobility devices. However, we note that the data of Figure 4.6 (b) shows a relatively weak temperature dependence, with a negative temperature coefficient of -0.3, indicating that significant Coulomb and or surface roughness scattering are still present in these devices [92]. Therefore, although significant improvement has been achieved over other passivation schemes, optimization of the high-k stack may provide a pathway to further enhancement in device performance.

#### **4.3.5 Low activation of n-type dopants**

In addition to the charge trapping in the high-k and remote Coulomb scattering from the trapped charges, high  $R_S$  also plays a critical role towards the underperformance of Ge nMOSFETs. Therefore, to decouple the effects of  $R_S$  and the poor gate stack, the mobility data shown in Figure 4.6 were carefully corrected for  $R_S$  using total-resistance ( $R_{Total}$ ) slope-based method [103]. The  $R_S$  correction performed at different temperatures reveals an interesting phenomenon of increase in  $R_S$  with decrease in operating temperatures (Figure 4.7(a)). Therefore, it is critical to do the correction for  $R_S$  throughout the temperature range, while determining the mobility degradation mechanisms from the temperature-dependence of mobility data. This is evident from the mobility data shown in Figure 4.7(b), with and without  $R_S$  correction, as the enhancement in mobility due to reduced phonon-scattering can be clouded by the increase in  $R_S$  and hence can be misconstrued as stronger Coulomb scattering. Such an increase in  $R_S$  at lower temperatures is indicative of non-degenerately doped S/D region and/ a large

Schottky barrier between the S/D region and the metal contact because of strong Fermi-level pinning at the metal/n-Ge interface. The impact of this high  $R_S$  on device performance is also evident from room-temperature characteristics, as the correction for  $R_S$  results in about 20% enhancement in  $\mu_{\text{eff}}$ , extracted even from a long channel ( $L=75\text{ }\mu\text{m}$ ) device. Such a high  $R_S$  and high  $I_{\text{OFF}}$  in our devices are presumably related to inadequate removal of ion-implantation damage during S/D activation at a low temperature ( $400^\circ\text{C}$ ). In the gate-first process flow employed in this work, we kept the highest processing temperature to  $400^\circ\text{C}$ , as the  $\text{GeO}_2$ -passivation layer is not stable above  $400^\circ\text{C}$ . It may be noted that several other groups have also observed similarly high  $R_S$  in Ge nMOSFETs fabricated using different thermal budget or process flows [24, 27, 40]. Therefore, a pathway to achieve high performance  $n^+/p$  junctions with a high activation of n-type dopants and a low defect density is required towards integration of Ge nMOSFETs in future CMOS devices.

#### 4.4 SUMMARY

We have investigated performance degradation mechanisms in RTO-grown  $\text{GeO}_2$ -passivated Ge (111) nMOSFETs through temperature-dependent and pulsed I-V characterization. The devices show relatively high  $D_{\text{it}}$  near the CB edge and significant charge trapping in the gate stack. Temperature dependence of the electrical characteristics of the devices identify strong remote Coulomb scattering as the dominant cause for mobility degradation and TAT due to the implantation-induced damage as the root cause of high off-state leakage in these devices. Further enhancement in device performance is expected from the optimization of the gate stack and the S/D junctions.




Figure 4.1: Transfer ( $I_D$ - $V_G$ ) characteristics of RTO-passivated Ge nMOSFETs in linear region ( $V_D=50$  mV), measured at different temperatures at 50K intervals. Off-state leakage reduces by about 5 orders of magnitude at 100K.




Figure 4.2: Arrhenius plot of  $I_{\text{off}}$  measured at different temperatures in linear region ( $V_D = 50 \text{ mV}$ ). The low activation energy of  $\sim 0.21 \text{ eV}$  indicates that these Ge devices suffer from trap-assisted tunneling and band-to-band tunneling, presumably due to the high-density of defects in the S/D junction.




Figure 4.3: (a) Subthreshold-slope vs. temperature plot of RTO-passivated Ge (111) nMOSFETs in linear region ( $V_D = 50 \text{ mV}$ ). The slope of the SS vs. T plot indicates a low  $D_{it}$  of  $\sim 3 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  at the  $\text{GeO}_2/\text{Ge}$  interface. (b)  $D_{it}$  vs.  $V_G$  plot of the same devices, measured using conductance-method at 300K, showing a mid-gap  $D_{it}$  of  $\sim 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  similar to the  $D_{it}$  measured using the SS-method.






Figure 4.4: (a) Threshold voltage as a function of operating temperature; (b)  $D_{it}$  vs.  $E-E_i$  plot extracted from the temperature-dependence of  $V_T$ -shift, showing a high  $D_{it}$  of  $\sim 10^{13}$  near the conduction-band edge.



(a)



(b)

Figure 4.5: (a) Schematic illustration of the setup used for ns pulsed I-V measurements [77]. (b) Pulsed  $I_D$ - $V_g$  characteristics of the  $\text{GeO}_2/\text{Ge}$  (111) nMOSFETs measured using gate pulses with increasing amplitude and a fixed pulse-width of 200 ns, showing  $\sim 30\%$  enhancement in linear  $I_D$  over the DC characteristics, in linear region ( $V_D = 100$  mV). This enhancement indicates a high density of charge traps in the gate stack.




Figure 4.6: (a) Temperature-dependence of  $\mu_{\text{eff}}$  vs.  $N_{\text{INV}}$  curves of the RTO-passivated Ge (111) nMOSFETs after  $R_{\text{SERIES}}$  correction, (b)  $\mu_{\text{eff}}$  vs. Temperature, showing a negative temperature-coefficient of -0.3, indicating reduction in phonon scattering at lower temperatures.






Figure 4.7: (a) Temperature-dependence of  $\mu_{\text{eff}}$  vs.  $N_{\text{INV}}$  of RTO-passivated Ge (111) nMOSFETs with and without  $R_{\text{SERIES}}$  correction, (b)  $R_{\text{SERIES}}$  of the Ge nMOSFETs as a function of operating temperature. The benefit of reduction in phonon-scattering at lower temperatures may be negated to a large extent by the increase in  $R_{\text{SERIES}}$  at lower temperatures.

## **Chapter 5: High Performance Ge nMOSFETs with n<sup>+</sup>/p Junctions Formed by “Spin-on Dopants”**

This chapter describes fabrication and characterization of high mobility Ge nMOSFETs using a simple approach to form n<sup>+</sup>/p junctions by rapid thermal diffusion of “spin-on dopants” to avoid implantation damage. These junctions show a high  $I_{ON}/I_{OFF}$  ratio ( $\sim 10^{5-6}$ ) and an ideality factor of  $\sim 1.03$ , indicating a low defect density in the junction, whereas, ion-implanted junctions show higher  $I_{off}$  (by  $\sim 1-2$  orders) and a larger ideality factor ( $n \sim 1.45$ ). Germanium (100) nMOSFETs with diffusion-doping and GeO<sub>2</sub>-passivation show a high  $I_{ON}/I_{OFF}$  ratio of  $\sim 10^{4-5}$ , a low SS of 111 mV/decade, and a high  $\mu_{eff}$  (679 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> at peak). The diffusion-doped devices also show lower ( $\sim 1$  order) GIDL, and higher ( $\sim 1.3\times$ ) drive current of  $\sim 12$   $\mu$ A/ $\mu$ m in a  $L \sim 20$   $\mu$ m device at a gate overdrive of 2V and  $V_D = 1V$ , compared to the ion-implanted devices. Moreover, diffusion-doped Ge (111) nMOSFETs show even higher  $\mu_{eff}$  (970 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> at peak) and  $\sim 1.5\times$  enhancement over diffusion-doped Ge (100) devices and surpasses the universal Si mobility at low effective fields<sup>5</sup>.

### **5.1 INTRODUCTION**

As discussed in previous chapters, the underperformance of Ge nMOSFETs is widely attributed to the high interface state density ( $D_{it}$ ) near the conduction band edge [31], and poor n<sup>+</sup>/p junctions due to low activation and fast diffusion of n-type dopants in Ge [24, 41]. Recently, several promising passivation schemes using GeO<sub>2</sub>-based gate dielectrics were introduced, which show low  $D_{it}$  [40, 95], however, the realization of

---

<sup>5</sup> Part of this chapter is reproduced with permission from [109], © 2011 IEEE.

good  $n^+/p$  junctions in Ge still remains challenging [38, 40, 42, 110]. In addition to low activation, typical  $n^+/p$  junctions formed by conventional ion implantation also suffer from implantation-induced damage that cause high reverse junction leakage [38], and may cause charge trapping near the source/drain (S/D) junctions [43]. Other than ion implantation, there are a few alternative approaches to form  $n^+/p$  junctions in Ge. Among them, solid source diffusion (SSD) was proposed to avoid fast diffusion of dopants resulting from the implantation defects [44]. Recently, gas-phase doping of As [46] and SSD of Sb [111] have been used to fabricate  $n^+/p$  junctions in Ge with a low  $I_{\text{OFF}}$  and a good  $I_{\text{ON}}/I_{\text{OFF}}$  ratio, demonstrating the merits of avoiding implantation damage.

In this work, we demonstrate a simple approach to form high performance  $n^+/p$  junctions in Ge without ion implantation by rapid thermal diffusion of P from “Spin-on Dopants” (SOD). Here, we investigate P as an n-type dopant to achieve higher activation because of its higher solid solubility in Ge than Sb and As. In addition, we have introduced rapid thermal diffusion to achieve shallower junctions. This diffusion-based approach avoids implantation-induced damage and hence results in junctions with a high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio and a low ideality factor ( $n$ ). For MOSFET fabrication, a thin  $\text{GeO}_2$  passivation layer was incorporated in the gate stack to combine the benefits of low  $D_{\text{it}}$  at the Ge/ $\text{GeO}_2$  interface with the low defect density of the SOD junctions. The  $\text{GeO}_2$  passivation layer was grown by rapid thermal oxidation (RTO), a simple approach we recently demonstrated [39]. In addition, nMOSFETs on Ge (111) orientation have been fabricated to utilize its higher electron mobility over Ge (100) [96]. The electrical activation of the  $n^+$  layer was investigated by spreading resistance probe (SRP) analysis and the crystalline quality was investigated by Raman spectroscopy. The author acknowledges the collaboration of Jason Mantey for performing the Raman spectroscopy and helping in device fabrication, and Emmanuel Onyegam for helping in process

optimization. The SOD-doped devices show improved junction characteristics and  $\sim 1.3\times$  enhancement in drive current over control ion-implanted devices. The superior performance of the SOD-doped devices demonstrates that SOD may provide a simple route to form better  $n^+/p$  junctions in Ge and hence achieve high mobility in Ge nMOSFETs while maintaining a good  $I_{ON}/I_{OFF}$  ratio.

## 5.2 DEVICE FABRICATION

First,  $\text{SiO}_2$  was deposited on cyclic HF-cleaned Ge wafers and dummy gates were patterned for selective diffusion. A Phosphorus-doped SOD (from Filmtronics, Inc.) was spun on the patterned Ge wafers to form  $n^+/p$  junctions. The wafers were then baked at  $200^\circ\text{C}$  to evaporate solvents from the SOD. The baked wafers were immediately transferred to a rapid thermal system to perform the dopant diffusion, at  $\sim 700^\circ\text{C}$  for 10s. After diffusion, the SOD layer and the dummy gate were stripped off by HF dip. The diode fabrication was completed by forming Ni contacts to the  $n^+$  region via e-beam evaporation. For MOSFET fabrication in a gate-last approach, a thin  $\text{GeO}_2$  passivation layer was grown by RTO after SOD and dummy gate removal. Immediately after RTO,  $\sim 8$  nm  $\text{Al}_2\text{O}_3$  and  $\sim 200$ nm TaN were deposited as gate dielectric and gate metal, respectively. After etching the TaN to form ring-shaped gates, about 40 nm Ni was deposited as S/D contacts to complete the MOSFET fabrication. On the other hand, control MOSFETs were fabricated with S/D junctions formed by implantation of  $\text{P}^+$  ions at a dose of  $1.5\times 10^{15} \text{ cm}^{-2}$  (at 50 keV), followed by activation anneal at  $550^\circ\text{C}$  for 10s.

### 5.3 RESULTS AND DISCUSSIONS

#### 5.3.1 SOD-doped $n^+/p$ junctions

Figure 5.1(a) shows the SRP data of SOD-doped Ge demonstrating an electrical activation of  $\sim 7 \times 10^{19} \text{ cm}^{-3}$  (at the peak), which is  $\sim 2\text{-}3\times$  times higher than that achieved in the control ion-implanted sample. Moreover, this activation is also higher than that achieved in [112] ( $\sim 5 \times 10^{19} \text{ cm}^{-3}$ ), one of the best activations reported by ion implantation in literature. However, the activation using SOD is lower than that achieved using recently reported techniques of laser annealing [113] or co-implantation [114], which also significantly reduced the residual implantation damage. The higher activation achieved in the SOD-doped layers is presumably indicative of a lower defect density in the  $n^+$ -Ge layers. The lower defect density in the SOD-doped layer was verified by Raman spectroscopy ( $\lambda \sim 532 \text{ nm}$ ) shown in Figure 5.1(b). The SOD-doped Ge shows Raman intensity close to pristine Ge, whereas, the implanted Ge shows much lower intensity, indicating significant residual damage even after solid-phase-epitaxy.

Figure 5.2 shows the I-V characteristics of the  $n^+/p$  diodes formed by SOD or implantation on p-Ge ( $\sim 0.1 \text{ } \Omega\text{-cm}$ ), where the diffusion, implantation and activation conditions were optimized independently to increase the  $I_{\text{ON}}/I_{\text{OFF}}$  ratio. In the SOD-doped junctions, a lower defect density is expected near the depletion region. As a result, these junctions show  $\sim 2$  orders of magnitude lower reverse junction leakage compared to their counterparts formed by ion implantation ( $1 \times 10^{15} \text{ cm}^{-2}$  at 30 keV). While the implanted diodes show a high ideality factor ( $n \sim 1.45$ ), the SOD diodes show a low  $n$  of  $\sim 1.03$ , which indicates that junction leakage in SOD-doped diodes is diffusion-dominated. In order to verify diffusion-dominated leakage in SOD-doped junctions, the I-V characteristics of the diodes were measured at elevated temperatures (290K-360K) and an activation energy ( $E_A$ ) of  $\sim 0.67 \text{ eV}$  was obtained from an Arrhenius plot of the  $I_{\text{off}}$

data at  $V_R=0.5V$ (Figure 5.3). This  $E_A$  is close to the bandgap of Ge which corroborates the diffusion-dominated leakage current and low defect density in the SOD junctions.

### 5.3.2 Ge nMOSFETs with SOD-doped junctions

The  $I_S-V_G$  characteristics (Figure 5.4(a)) of the SOD-doped nMOSFETs show a good  $I_{ON}/I_{OFF}$  ratio of  $\sim 10^{4-5}$  with a low off-state leakage of  $\sim 3 \times 10^{-10}$  A/ $\mu m$ , thanks to the low defect density in the S/D junctions. The low  $I_{OFF}$  and RTO-passivation results in a low SS of 111 mV/decade that translates to a low  $D_{it}$  of  $\sim 2 \times 10^{12}$  cm $^{-2}$ , and is comparable with the mid-gap  $D_{it}$  measured from the MOSCAPs by quasi-static C-V method at 290K( $\sim 9 \times 10^{11}$  cm $^{-2}$ ). Such a low  $D_{it}$  observed after MOSFET fabrication warrants the gate-last approach adopted in this work, as Ge nMOSFETs fabricated in a conventional gate-first flow suffer from severe degradation in  $D_{it}$  due to high temperature processing ( $>400$  °C) during S/D formation. The SOD devices also exhibit an order of magnitude lower GIDL than the implanted devices in saturation region as shown in the  $I_D-V_G$  characteristics (Figure 5.4(b)), presumably because of the lower defect density in the gate overlap region, which reduces trap-assisted tunneling. Furthermore, the  $I_D-V_D$  characteristics of the SOD-doped devices demonstrate a high drive current of  $\sim 12$   $\mu A/\mu m$  at a gate over-drive of 2V in an  $L \sim 20$   $\mu m$  device at  $V_D = 1.5V$  and  $\sim 1.3\times$  enhancement over implanted devices (Figure 5.4(c)). As expected, SOD-doped devices fabricated on higher mobility (111) orientation show an additional  $\sim 33\%$  enhancement in drive current over their (100) counterparts with SOD-doping (not shown).

The  $\mu_{eff}$  vs. effective field ( $E_{eff}$ ) data (Figure 5.5) are extracted from linear  $I_D-V_G$  and split C-V characteristics and are corrected for series resistance and channel length by total resistance-slope method [103]. The SOD devices show a high  $\mu_{eff}$  (679 cm $^2V^{-1}s^{-1}$  at

peak) and  $\sim 1.15\times$  enhancement over ion-implanted devices, presumably because of reduced charge trapping near the S/D junctions [43]. The Ge (111) nMOSFETs with SOD show an additional  $\sim 1.5\times$  enhancement over Ge (100) nMOSFETs, with a peak  $\mu_{\text{eff}}$  of  $\sim 970 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  and surpasses the universal Si/SiO<sub>2</sub> mobility at low fields ( $E_{\text{eff}} < 0.2 \text{ MV/cm}$ ).

#### 5.4 SUMMARY

In summary, we demonstrate an implantation damage free approach to form n<sup>+</sup>/p junctions in Ge by rapid thermal diffusion of SOD. High  $I_{\text{on}}/I_{\text{off}}$  ratio, low  $I_{\text{off}}$  and near unity ideality factor have been achieved using this approach, thanks to the relatively low defect density in the junctions formed by SOD. The Ge nMOSFETs with SOD show a high  $I_{\text{on}}/I_{\text{off}}$  ratio with a high  $\mu_{\text{eff}}$  of  $\sim 679 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak. Moreover, Ge (111) nMOSFETs fabricated with SOD show  $\sim 1.5\times$  enhancement over Ge (100) devices, demonstrating suitability of SOD approach on this high mobility orientation.




Figure 5.1: (a) SRP depth profile data of P-doped  $n^+$ -Ge layers formed by diffusion from SOD, showing a high activation of  $\sim 7 \times 10^{19} \text{ cm}^{-3}$ . (b) Raman spectroscopy analysis of P-doped Ge samples, indicating better crystallinity of the SOD-doped Ge, compared to the ion-implanted Ge.






Figure 5.2: I-V characteristics of Ge n<sup>+</sup>/p diodes. SOD reduces  $I_{\text{off}}$  by  $\sim 1$ -2 orders of magnitude and shows a near unity ideality factor of  $\sim 1.03$ , indicating a low defect density. On the other hand, the ion-implanted diodes show a high ideality factor of 1.45, indicating a higher defect density [109].




Figure 5.3: (a) Temperature-dependent I-V characteristics of Ge  $n^+/p$  junctions fabricated on p-Ge(100) substrates ( $\sim 1 \Omega\text{-cm}$ ) formed by SOD, measured at elevated temperatures (290K-360K). (b) The Arrhenius plot of  $I_{\text{OFF}}$  (at  $V_R=0.5\text{V}$ ) shows an  $E_A$  of  $\sim 0.67 \text{ eV}$ , equal to the bandgap of Ge, suggesting diffusion-dominant reverse junction leakage, that indicates lower defect density in the junctions formed by SOD.




Figure 5.4: (a)  $I_S$ - $V_G$  characteristics of Ge (100) nMOSFETs with SOD-doped junctions show high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio and a low SS, indicating low defect density in the S/D and low  $D_{\text{it}}$  at the  $\text{GeO}_2/\text{Ge}$  interface. (b)  $I_D$ - $V_G$  characteristics of Ge (100) devices; the SOD-doped devices show  $\sim 1$  order lower GIDL at  $V_D = 1\text{V}$ . (c)  $I_D$ - $V_D$  characteristics of Ge (100) nMOSFETs at  $V_G - V_T$  intervals of  $1\text{V}$ ; The SOD-doped devices show  $\sim 1.3\times$  enhancement in drive current over ion-implanted devices [109].




Figure 5.6:  $\mu_{\text{eff}}$  vs.  $E_{\text{eff}}$  plots for Ge nMOSFETs after  $R_{\text{SERIES}}$  correction extracted from long channel devices ( $L \sim 5\text{-}20 \mu\text{m}$ ); the devices with SOD demonstrate a high  $\mu_{\text{eff}}$  ( $679 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak), which is higher than that of the implanted devices, presumably because of reduced charge trapping near the S/D junctions. The SOD-doped Ge (111) devices show an additional  $\sim 1.5\times$  enhancement over Ge (100) devices ( $\sim 970 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at peak), and surpass universal Si mobility at low fields [109].

## PART II: BEYOND CMOS MATERIALS AND DEVICES

### Chapter 6: Ferromagnetism in Mn-Implanted Epitaxially Grown Ge:C on Si (100)

This chapter investigates ferromagnetism in  $\text{Mn}^+$ -implanted epitaxial Ge:C (C < 0.5%) films grown on Si. Implantation of  $\text{Mn}^+$  ions resulted in Ge:C:Mn films with an effective concentration of about 16at%, 12at%, 6at% and 2at%. Magnetic characterization performed using superconducting quantum interference device (SQUID) show that the samples with higher Mn concentration ( $\geq 6\text{at}\%$ ) are ferromagnetic, while the sample with lower Mn concentration (2at%) is paramagnetic. Transmission electron microscopy and synchrotron grazing incidence X-ray diffraction study show that the  $\text{Mn}^+$ -implanted region is amorphous and we believe this amorphous phase makes Ge:C:Mn ferromagnetic, as recrystallization transforms it into a paramagnetic material<sup>6</sup>.

#### 6.1 INTRODUCTION

As discussed in chapter 1, the main challenge with dilute magnetic semiconductor material thin films, including widely studied (III,Mn)V systems, is that the Curie temperature ( $T_c$ ) is still well below room temperature. Several groups are trying to develop new DMS materials with a Curie temperature higher than room temperature. One promising material system is Mn-doped Ge because of its compatibility with Si processing. Theoretical studies show that Mn dopants prefer to occupy substitutional sites

---

<sup>6</sup> Part of this chapter is reproduced with permission from [78], © 2011 by American Physical Society.

in a crystalline Ge lattice [115] and one can optimize Mn doping by adding other codopants [116, 117]. Theoretical modeling also predicts enhanced magnetic properties and higher solubility of Mn-doped amorphous Si and Ge systems [118]. There have been a number of reports on experimental studies of ferromagnetism of Mn-doped Ge systems [61-63], with some groups reporting Curie temperatures near room temperature for nanowires [64] and above room temperature for nanocolumns [65] and quantum dots [66]. Several growth techniques have been employed to produce epitaxial Mn-doped Ge films: low temperature MBE [61, 62] [63], ultrahigh vacuum thermal coevaporation [119], and high energy Mn-ion implantation into single crystal Ge [120]. Besides all of these methods, chemical synthesis techniques have been also used to grow  $\text{Ge}_{1-x}\text{Mn}_x$  nanowires [64] and MBE has been used to grow Mn-rich nanocolumns [65] and quantum dots [66] embedded in Mn-poor matrix. Near room temperature  $T_c$  observed in nanowire, nanocolumn and quantum dot suggest confinement is helpful to increase  $T_c$  and hence thin Ge films doped with Mn may also be promising for higher  $T_c$ .

One of the major challenges with these  $\text{Ge}_{1-x}\text{Mn}_x$  studies is the presence of different phases in those samples. For example, Sugahara *et al.* [63] have shown the presence of a Mn-rich amorphous phase in MBE grown crystalline epitaxial films and have claimed that the amorphous phase is responsible for ferromagnetism in MBE grown  $\text{Ge}_{1-x}\text{Mn}_x$  films. Amorphous  $\text{Ge}_{1-x}\text{Mn}_x$  films, grown by ultra high vacuum thermal coevaporation, also show the presence of embedded nanocrystals [119]. For high energy Mn-ion implanted Ge samples, Ottaviano *et al.* have reported the presence of ferromagnetic  $\text{Mn}_5\text{Ge}_3$  nanoparticles [120]. Also for high energy Mn-ion implanted Ge samples [121], transmission electron microscope (TEM) images clearly show presence of two distinct ion-implanted regions in as-implanted samples. Moreover, these Mn-ion

implanted studies did not conclusively exclude the possibility of defect-induced ferromagnetism as the origin of ferromagnetic behavior [122].

In this work, we have fabricated Ge:C:Mn thin films formed by low energy  $\text{Mn}^+$  implantation on Ge:C-on-Si substrates. This approach is attractive from the perspective of CMOS integration because of the CMOS compatibility of the epitaxial Ge:C films. Here we investigate the following critical questions regarding the Mn-doped Ge system: a) What are the magnetic properties of crystalline Mn-doped Ge phase without any second phase? b) What are the magnetic properties of amorphous Mn-doped Ge phase? c) What are the magnetic properties of Mn-ion implanted Ge samples after recrystallization?, and d) What is the origin of ferromagnetism in Mn-ion implanted Ge samples?

To answer these questions we characterized the films using superconducting quantum interference device (SQUID), secondary ion mass spectroscopy (SIMS), transmission electron microscopy (TEM), Grazing-incidence X-ray diffraction (GI-XRD) analysis, X-ray absorption spectroscopy (XAS), and X-ray magnetic circular dichroism (XMCD) analysis. The author acknowledges invaluable contributions of the collaborators in this project: Dr. Samareesh Guchhait for SQUID and XPS measurements, Texas Instruments for SIMS and TEM analysis, Stanford Synchrotron Radiation Lightsource (SSRL) for GI-XRD and XMCD analysis, and Advanced Light Source (ALS) in Berkeley for XAS measurements. The author also thanks Dr. Domingo Ferrer and Dr. Moon J. Kim (UT-Dallas) for their help with the TEM and GI-XRD analysis, respectively. Our as-implanted samples are amorphous and there is no significant second phase of Ge and Mn. The amorphous Mn-doped Ge phase is ferromagnetic, while the annealed crystalline phase is paramagnetic. We also report a basic magnetic phase diagram of these amorphous Ge:C:Mn-on-Si films.

## 6.2 EXPERIMENTAL DETAILS

The Ge layers were grown on (100) Si wafers in a custom-built cold wall ultra high vacuum chemical vapor deposition (UHV-CVD) system. A trace amount of C was introduced in Ge during the epitaxial growth process to facilitate 2-D growth of Ge directly on Si surface and also to reduce bulk extended defects in the epitaxial Ge layer [74, 75]. The details of Ge:C growth methodologies are described in chapter 2. The growth temperature ( $\sim 460^\circ\text{C}$ ) and pressure (7 mTorr) were optimized to grow thick  $\sim 250$  nm Ge:C film used in this study, while maintaining a smooth surface (rms roughness  $< 0.5$  nm) and good crystallinity (verified by XRD and X-TEM analysis).

To incorporate Mn into Ge:C,  $\text{Mn}^+$  ions were implanted into a 4-inch diameter epitaxial Ge:C-on-Si wafers at 20 keV with four different doses: a)  $1.5 \times 10^{16}/\text{cm}^2$ , b)  $1.1 \times 10^{16}/\text{cm}^2$ , c)  $5.5 \times 10^{15}/\text{cm}^2$ , d)  $2.5 \times 10^{15}/\text{cm}^2$  at  $7^\circ$  tilt angle. These samples so obtained will be denoted as A, B, C and D, respectively. During ion implantation, samples were kept at  $300^\circ\text{C}$  to minimize crystal damage. Under these conditions, the Mn projected range is about 17 nm and the straggle is about 9 nm, as determined by SRIM simulations. Figure 6.1 is a low-resolution cross-sectional TEM image of sample A, showing Mn-implanted region ( $\sim 20$  nm) and epitaxial Ge:C layer ( $\sim 250$  nm) on top of Si (100) substrate. After ion implantation, the samples were cut into  $6 \text{ mm} \times 6 \text{ mm}$  squares for magnetic property measurements, and for TEM analysis, while  $1 \text{ cm} \times 1 \text{ cm}$  squares were used for GI-XRD, XPS, and SIMS studies. Throughout the experiments, Teflon tweezers were always used in order to minimize spurious ferromagnetic impurity incorporation during sample handling [123]. The pieces were also cleaned by ultrasonication in acetone for 2 minutes, followed by isopropyl alcohol (IPA) to remove the surface contaminants. Isochronal (for 90s) and isothermal (at  $300^\circ\text{C}$ ) anneals were performed in an  $\text{N}_2$  ambient to study the structural evolution of these ion implanted films.



## **6.3 RESULTS AND DISCUSSIONS**

### **6.3.1 SIMS analysis**

Dynamic SIMS was used to determine Mn and O profiles in all the four samples (Figure 6.2). Actual total  $\text{Mn}^+$ -implant doses were calculated from Mn SIMS profiles and were found to be in correlation with the nominal implant doses. These SIMS profiles also show the average concentration of Mn in samples A, B, C and D to be approximately  $9.3 \times 10^{21}/\text{cm}^3$ ,  $7.5 \times 10^{21}/\text{cm}^3$ ,  $3.0 \times 10^{21}/\text{cm}^3$ , and  $7.8 \times 10^{20}/\text{cm}^3$ , respectively. It may be noted that the peak position of the Mn profiles for different dosage are not exactly the same. The exact mechanism that is causing such behavior is not very clear at the moment, however, we hypothesize that concentration-dependent diffusion or error in estimation of SIMS depth-profile due to different Mn-content may have lead to such uncertainty. Nevertheless, we believe that the ferromagnetic properties of these films do not depend on the precise Mn peak location, but more on the Mn concentration and total dose, which were confirmed by SIMS measurements. The SIMS profiles for Oxygen indicate an O-rich layer in the top 3 nm of all the samples. For example, the oxygen SIMS profile of sample A is shown in the inset of Figure 6.2.

### **6.3.2 Magnetic Properties of Mn-implanted Epitaxial Ge Thin Films**

Figure 3 shows the in-plane temperature dependent magnetic moment measurements performed at 0.2 Tesla down to 5 K, using a superconducting quantum interference device (SQUID) magnetometer by Dr. Guchhait in the department of physics. Each magnetization curve is made up of magnetic field-cooled and zero-field-cooled data, which show a spin-glass phase at very low temperatures. It was found that temperature-dependent field-cooled and zero-field-cooled magnetic moments diverge below a certain temperature, which is defined as the spin-glass temperature. A spin-glass

phase is expected as it is likely that many structural defects and binary phases of Ge and Mn are present at this high Mn concentration [124]. Curie temperatures are estimated from these temperature-dependent magnetic moment measurements by defining it as the temperature at which magnetic moment goes to zero. Temperature-dependent magnetization (Figure 6.3) and magnetic hysteresis measurements (Figure 6.4) show that the samples A, B and C are ferromagnetic, while the sample with lowest dose (2%) is paramagnetic. Moreover, Curie temperatures (170 K, 145 K, and 130 K, respectively) and saturated magnetization ( $20.0 \text{ emu/cm}^3$ ,  $9.5 \text{ emu/cm}^3$ , and  $5.9 \text{ emu/cm}^3$ , respectively) of ferromagnetic samples A, B and C scale with the total Mn dose, as shown in the inset of Figure 6.3. Temperature-dependent magnetic hysteresis shows that the coercive field is significant only below a certain temperature, known as the superparamagnetic temperature. Above this superparamagnetic temperature, the coercive field is very small as shown in the inset of Figure 6.4. For sample A, superparamagnetic temperature is about 20 K. Figure 6.5 summarizes the dependence of the Curie temperature, spin-glass temperature and superparamagnetic temperature as a function of Mn-implant dose for the samples studied.

To further address the role of Mn atoms on the magnetic properties, XAS and XMCD measurements were performed. The details of these studies were discussed in [78]. The XAS spectrum (not shown) indicates that there is hardly any long-range crystalline order in the Mn-rich region and the Mn atoms in the amorphous region are isolated double donors with localized magnetic moments of 2.5 Bohr magnetons per Mn atom. In comparison, the average magnetic moment measured by the SQUID magnetometer is only 0.23 Bohr magnetons per Mn atom for sample A. This clearly indicates that only a fraction of Mn atoms (about 10%) are ferromagnetically coupled with each other. This is expected for an ion-implanted sample, which has a near Gaussian

distribution of Mn concentration, as evident from the SIMS profile (Figure 6.2). Presumably, Mn atoms at the tail of this distribution are not ferromagnetically coupled to each other, thus giving less than expected magnetization. On the other hand, the XMCD signal (shown in [78]) decreases with increasing temperature and reaches a constant value at about 150 K. The remaining XMCD contribution does not change significantly above 150 K and can be attributed to the paramagnetic phase, while the increase in XMCD signal below 150K indicates temperature-dependent ferromagnetic order. Thus, the XMCD data, along with the XAS data, indicate that the ferromagnetic ordering observed in our samples is not defect-induced magnetic ordering [122].

### **6.3.3 Structural Characterization of Mn-implanted Epitaxial Ge Thin Films**

In order to better understand the origin of the ferromagnetism in Mn-implanted epitaxial Ge:C films, high resolution transmission electron microscopy (HR-TEM), XPS and GI-XRD studies were performed. Cross-sectional HR-TEM images of as-implanted samples indicate that the implanted region is amorphous, without any precipitation, above the end of implant range (Figure 6.6(a)). The top surface of the recrystallized Ge:C:Mn layer is oxygen-rich, as indicated by photoemission electron microscopy (PEEM) data (not shown). Besides, the XPS spectra (data not shown) also indicate the presence of oxygen in the top 3 nm of the as-implanted samples; both Ge and Mn in the top 3 nm are partially oxidized. This result agrees well with oxygen SIMS profiles. Moreover, below top 3 nm, XPS spectra of both Ge and Mn of our as-implanted Mn-doped Ge samples are indistinguishable from their respective pure elemental XPS spectra.

Rapid thermal annealing experiments were performed to monitor the evolution of Ge:Mn microstructure and its relation to magnetization and Curie temperature. Isothermal annealing of sample A at 300°C shows that as the annealing time increases,

saturation magnetization decreases, but Curie temperature remains the same, as shown in Figure 6.7 (a). Moreover, the normalized temperature-dependent magnetization plots of as-implanted and annealed (for different times) samples superimpose on each other (Figure 6.7 (b)). These results suggest that the phase responsible for ferromagnetism in Ge:C:Mn, is not changing but its amount (per unit sample volume) decreases with increasing annealing time. Furthermore, the sample annealed at 500°C for 90 seconds recrystallizes completely and becomes paramagnetic. Figure 6.6 (a) and (b) show high resolution TEM images of an as-implanted film and one annealed at 600°C for 90 seconds. It is clear from these cross-sectional TEM images that the as-implanted film shows an amorphous region above the end of implant range; whereas the annealed film shows a completely recrystallized implanted region. Recrystallization of the top surface during anneals performed at higher temperatures are also verified by GI-XRD analysis performed in collaboration with UT Dallas, as shown in Figure 6.6 (c). As expected, the top surface of the as-implanted and 300°C annealed samples are amorphous, whereas, that of the sample annealed at higher temperature is crystalline. Therefore, it seems that ferromagnetism is associated with the presence of an amorphous phase, rather than a crystalline phase. Further, the ferromagnetism is not related to the presence of crystalline  $\text{Ge}_3\text{Mn}_5$  or other ferromagnetic Ge and Mn alloys. A similar effect has also been observed by Sugahara *et al.* [63], where they intentionally grew an amorphous layer of Mn-doped Ge by MBE on  $\text{SiO}_2$ .

Synchrotron GI-XRD experiments (shown in Figure 6.8) were also performed to investigate the crystalline structure of sample A with further precision, at Stanford Synchrotron Radiation Lightsource (SSRL) beamline 2-1 at 10 keV X-ray energy. For a 10 keV photon source and incident angles of  $0.10^\circ$ ,  $0.15^\circ$  and  $0.20^\circ$ , the estimated X-ray penetration depths are about 2.4 nm, 2.8 nm and 3.6 nm, respectively. For very low

incident angles ( $0.10^\circ$  and  $0.15^\circ$ ), GI-XRD data show the presence of (110)  $\text{GeO}_2$  and (102)  $\text{MnO}_2$  peaks. These two oxide phases have also been observed in TEM and XPS studies on the surface of implanted region. For higher incidence angle of  $0.20^\circ$ , XRD data show presence of (111), (222) and other higher order Ge peaks, however, all of them are very broad. Moreover, there is also a very weak and broad XRD peak that matches with the strongest peak of many known binary alloys of Ge and Mn (for example  $\text{Ge}_2\text{Mn}_5$ ,  $\text{Mn}_2\text{Ge}$ ,  $\text{GeMn}$ ,  $\text{GeMn}_3$ ,  $\text{Ge}_8\text{Mn}_{11}$  and  $\text{Ge}_3\text{Mn}_5$ ). However, the concentrations of these phases are very low compared to the amorphous Ge:Mn phase. Nevertheless, the broad Ge diffraction peaks for all three incident angles suggest that there is no long-range order in the Mn-implanted Ge region, as has also been observed in the HR-TEM images.

#### 6.4 SUMMARY

We have investigated ferromagnetism in Mn-implanted epitaxially grown Ge on Si (100) substrates. The GI-XRD data and TEM images show that Mn-implanted Ge thin films are amorphous, without any significant second phase. We believe that this amorphous phase is responsible for ferromagnetism in these films. Curie temperature and saturated magnetic moment are monotonic function of Mn implant dose above 6at%. Isothermal annealing of Ge:Mn films at  $300^\circ\text{C}$  for up to 1200 seconds decreases the saturated magnetization but does not change the Curie temperature, suggesting that the volume of magnetic phase slowly decreases with annealing time at  $300^\circ\text{C}$ . High temperature annealing results in recrystallization and transforms the material into a paramagnet, which further supports that the amorphous phase is the source of ferromagnetism in the Ge:C:Mn films investigated in this work.




Figure 6.1: Low resolution X-TEM image of as-implanted sample A, showing Mn-implanted region and epitaxially grown Ge on top of Si (100) wafer [78].




Figure 6.2: Manganese concentration SIMS profiles of four as-implanted Ge:Mn samples. Inset shows oxygen SIMS profile of sample A [78].




Figure 6.3: Temperature dependent in-plane saturated magnetization (at 0.2 Tesla) plot for four Mn-implanted epitaxial Ge samples. Each magnetization curve is made up of magnetic zero-field-cooled and field-cooled data. Inset shows that measured Curie temperatures and saturated magnetizations of Mn-implanted Ge samples scale monotonically with Mn implant dose [78].






Figure 6.4: Magnetic hysteresis of four Mn-doped Ge samples at 10 K. The inset shows magnetic hysteresis of sample A at 50 K [78].




Figure 6.5: Basic phase diagram showing the dependence of Curie temperature, spin glass temperature and superparamagnetic temperature on total Mn-implant dose [78].






Figure 6.6: Transmission electron micrographs of sample A- (a) as-implanted and (b) annealed at 600°C for 90s with FFT and inverse FFT insets, (a) shows amorphous implanted region and crystalline Ge:C underlayer, and (b) the same sample annealed at 600°C for 90s, showing a fully recrystallized region of Ge:C:Mn. Ferromagnetism in the sample is lost after recrystallization, indicating amorphous region contributes to the ferromagnetism [79]. (c) GI-XRD data ( $\theta < \theta_{\text{critical}}$ ) of as-implanted and annealed samples show that recrystallization occurs during anneals performed at higher temperatures ( $> 300$  °C).



(a)



(b)

Figure 6.7: Temperature dependent in-plane saturated magnetization of sample A before and after annealing at 300°C for different durations. The inset shows normalized temperature-dependent magnetization plots for as-implanted and annealed (for different times) sample A [79].




Figure 6.8: Synchrotron GI-XRD plot of sample A. (\*This weak broad peak matches with highest peak of several Ge & Mn alloys: Ge<sub>2</sub>Mn<sub>5</sub>, Mn<sub>2</sub>Ge, GeMn, GeMn<sub>3</sub>, Ge<sub>8</sub>Mn<sub>11</sub> and Ge<sub>3</sub>Mn<sub>5</sub>.) [78].

Table 6.1: Summary of Mn-implant dose, Mn concentration, and magnetic properties of the Ge:C:Mn samples studied in this work [78].

Sample	Implanted Mn Dose	Peak Mn Conc.	Average Mn Conc.	Magnetic Property	$T_C$	Saturated Magnetization at 5 K, 0.2T	Superpara-magnetic Temp.	Spinglass Temp at 0.2 Tesla
Unit	$\text{cm}^{-2}$	at%	$\text{cm}^{-3}$		K	$\text{emu}/\text{cm}^3$	K	K
A	$1.5 \times 10^{16}$	16	$9.3 \times 10^{21}$	Ferro	170	20.0	20	15
B	$1.1 \times 10^{16}$	12	$7.5 \times 10^{21}$	Ferro	145	9.5	16	12
C	$5.5 \times 10^{15}$	6	$3.0 \times 10^{21}$	Ferro	130	5.9	14	8
D	$2.5 \times 10^{15}$	2	$7.8 \times 10^{20}$	Para, up to 5K	-	-	-	Not observed, up to 5 K

## **Chapter 7: Workfunction-engineered Ferro-magnet/Semiconductor Junctions for Efficient Spin Injection**

We demonstrate a novel bilayer tunnel barrier to reduce contact resistance at the ferromagnetic-metal/semiconductor junctions for novel spin-devices. The proposed tunnel barrier consists of an ultrathin  $\text{LaO}_x/\text{SiO}_x$  stack which forms a dipole at the  $\text{LaO}_x/\text{SiO}_x$  interface and thus reduces the effective Schottky barrier height at the ferromagnetic-metal/semiconductor contact. The Co/n-Si contacts fabricated using  $\text{LaO}_x/\text{SiO}_x$  tunnel barriers demonstrate significant reduction ( $\sim 0.3\text{-}0.5$  eV) in Schottky barrier height and  $\sim 3\text{-}4$  orders decrease in contact resistance, compared to the control Co/n-Si contacts fabricated using  $\text{Al}_2\text{O}_3$  tunnel barriers. The optimized contacts with  $\text{LaO}_x(\sim 1.2 \text{ nm})/\text{SiO}_x(0.6 \text{ nm})$  tunnel barrier demonstrate a low contact resistance of  $\sim 3 \times 10^{-6} \Omega \cdot \text{m}^2$ , which is close to the value required for efficient spin injection. Such reduction in contact resistance makes this technique a promising pathway for efficient spin injection/detection in future spin-based semiconductor devices.

### **7.1 INTRODUCTION**

As the physical limits for scaling of conventional CMOS devices are on the horizon, novel scaling approaches including beyond CMOS spintronic devices are receiving interest [55]. Among these spintronic devices, spin-MOSFET fabricated using a semiconducting channel is one of the most promising approaches to integrate with contemporary CMOS devices [58]. Researchers all over the world are searching for a suitable semiconductor material with ferromagnetic properties (eg. Ga:Mn:As, Ge:Mn etc) to control the spin states in the channel or S/D of the proposed spin-MOSFETs [59,

60, 63, 78]. These ferromagnetic materials demonstrate many attractive properties, including carrier-mediated ferromagnetism [125]. However, in general, these materials are not suitable for device fabrication because of their low Curie temperature ( $T_C \ll 300\text{K}$ ) [59, 78, 120]. One potential alternative to these low  $T_C$  materials is to fabricate the S/D regions using ferromagnetic metals (FM) with intrinsically high  $T_C$  ( $>700\text{K}$ ). Then again, all the FM (Co, Fe, Ni, and alloys thereof) have a high workfunction ( $WF > 5\text{ eV}$ ) and hence show a high contact resistance ( $R_c$ ) between the semiconducting channel and the metal. Such a high  $R_c$  is not suitable for efficient spin injection or detection in devices with conventional FM/semiconductor junctions. Although silicidation may result in a low  $R_c$ , this is not a solution to achieve efficient spin injection as the spin states get easily randomized in the silicided region [70]. In order to prevent silicidation, several insulators (I) have been introduced as tunnel barriers between FM/semiconductor contacts. Spin-injection from metal to semiconductor through these tunnel barriers has also been demonstrated. However, in general, operating temperatures of these devices are still very low ( $\ll 300\text{K}$ ) which is to a large extent can be attributed to the  $R_c$  mis-match [69, 70]. In the case of n-Si, the  $R_c$  is much higher than the ideal value due to the workfunction mismatch between FM and conduction band. Although p-type Si may provide lower  $R_c$  because of the lower SBH with FM, they are not preferred for spintronic devices as spin-relaxation time is much shorter in p-Si because of the stronger spin-orbit coupling in the valence band than in the conduction band [72]. Recently, Min et al. have realized the low  $R_c$  required for efficient spin injection in  $\text{Ni}_{0.80}\text{Fe}_{0.20}/\text{Al}_2\text{O}_3/\text{n-Si}$  junctions using thin layers of low workfunction FM, namely Gd. However, this approach is again not suitable for pragmatic device applications, as Curie temperature of Gd is only  $293\text{K}$  [126]. Therefore, we propose a novel tunnel barrier formed using a bilayer of oxides to reduce the effective Schottky barrier height (SBH) between the FM and n-type semiconductor



and hence to reduce the  $R_c$  for efficient spin-injection. In this work, we introduce a thin tunnel barrier consisting of an  $\text{LaO}_x/\text{SiO}_x$  bilayer that creates a dipole at the  $\text{LaO}_x/\text{SiO}_x$  interface (Figure 7.1(a)) [127]. The electric field caused by this dipole results in a band-bending within the tunnel barrier, which is favorable to reduce the effective workfunction of the metal relative to an n-type semiconductor and hence are widely used in the gate stack of high-k/metal-gate nMOSFETs to tune the workfunction of the metal to be close to the conduction band edge [127, 128]. Such reduction in effective SBH is also expected to reduce the  $R_c$  in FM/n-Si junctions, if an ultrathin  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier is used. Recently, Sematech International has explored this technique of dielectric dipole mitigation (DDM) to fabricate low resistance contacts for nMOSFETs and has demonstrated low  $R_c$  contacts to n-Si using mid-gap workfunction metal, namely TaN [129].

In this work, we investigate the proposed concept of SBH modulation for spin-diodes using  $\text{Co}/\text{LaO}_x/\text{SiO}_x/\text{n-Si}$  junctions with different  $\text{LaO}_x$  thickness, where we have chosen Co as a FM for its high spin polarizability [130] and Si as the semiconductor for its larger spin-diffusion length because of smaller atomic number and inversion symmetry of the crystal structure [68]. The control devices were fabricated with  $\text{Al}_2\text{O}_3$ , a conventional choice to fabricate tunnel barrier in spin-diodes. The junctions studied here were fabricated at and in collaboration with Sematech International. The author is indebted to Dr. Swaroop Ganguly for his guidance on this project, and is also thankful to Dr. Wei-yip Loh for his suggestions on design of experiment. The effects of  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier on SBH and on  $R_c$  have been investigated from the evolution of junction I-V characteristics as a function of  $\text{LaO}_x$  thickness. The optimized  $\text{LaO}_x/\text{SiO}_x$  barrier results in a large decrease in SBH ( $\sim 0.3\text{-}0.5$  eV) and in  $R_c$  ( $\sim 3\text{-}4$  orders of magnitude), over the

control  $\text{AlO}_x$  barrier and hence demonstrate the efficacy of this approach to modulate SBH and  $R_c$  for efficient spin injection.

## 7.2 EXPERIMENTAL METHODS

Figure 7.1(b) shows the cross-sectional structure of the FM/I/S stack used in this work. Unless otherwise stated, moderately n-type ( $\sim 1 \times 10^{18} \text{ cm}^{-3}$ ) 200 mm Si wafers were used as the starting substrates. After standard cleaning, ultra-thin ( $\sim 0.6 \text{ nm}$ )  $\text{SiO}_x$  layers were deposited using an atomic layer deposition system. The  $\text{LaO}_x$  (0.8-1.6 nm) layers were deposited via sputtering from a  $\text{La}_2\text{O}_3$  target, followed by in situ deposition of  $\sim 10 \text{ nm}$  Co as the ferro-magnetic metal. The FM layer was capped in situ by  $\sim 20 \text{ nm}$  Ta and  $\sim 100 \text{ nm}$  TaN to prevent oxidation of the FM layer. Here the thin Ta barrier layer was used to prevent nitridation of the thin ferro-magnetic layer during TaN deposition. It may also be noted that La-based oxides are extremely hygroscopic and hence, it is mandatory to cap the  $\text{LaO}_x$  layer in situ to maintain the integrity of the stack and to obtain the expected behavior from these junctions. The FM/I/S diodes were defined via optical lithography, followed by TaN/Ta etching through reactive ion etching (RIE) using  $\text{CF}_4$  plasma and Co etching using a diluted (10:1)  $\text{HNO}_3$  solution. After removal of backside oxide, Al was deposited via DC sputtering to reduce the series resistance of the junctions.

## 7.3 RESULTS AND DISCUSSIONS

In order to extract the Schottky barrier height and contact-resistance of the spin-diodes, we have measured the I-V characteristics between the top and the bottom contact of the fabricated spin-diodes. The I-V characteristics of the spin-diodes clearly demonstrate the benefits of the  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier over the  $\text{AlO}_x$  tunnel barrier. The reverse saturation current in the Co/n-Si ( $\sim 1 \times 10^{18} \text{ cm}^{-3}$ ) junctions improve by more

than two orders of magnitude when only about 0.8nm LaO<sub>x</sub> layer is used, along with ~0.7 nm SiO<sub>x</sub> layer. The reverse saturation current increases further with increasing LaO<sub>x</sub> thickness (up to ~1.2 nm), as the efficacy of this Schottky barrier modulation technique also increases with the improved uniformity in the deposited LaO<sub>x</sub> layer. However, the reverse current increases again if thicker (>1.2 nm) LaO<sub>x</sub> barrier is used, presumably due to increased tunneling resistance. In Figure 7.2 (b), we have estimated the SBH (using I-V method) of the same spin-diodes, which show that the SBH decreases with increasing LaO<sub>x</sub> thickness and saturates for LaO<sub>x</sub> thickness > 1.2 nm. Therefore, it appears, the optimum LaO<sub>x</sub> thickness to reduce SBH in the Co/n-Si systems investigated is ~1.2 nm.

Next, to investigate the effects of such Schottky barrier modulation on contact resistance, we have estimated the contact resistances of these spin-diodes from the slope of the I-V characteristics at a forward bias of 0V. As expected, Figure 7.3 (a) shows that the proposed bilayer LaO<sub>x</sub>/SiO<sub>x</sub> tunnel barrier decreases the R<sub>c</sub> by ~4 orders of magnitude, over the control Al<sub>2</sub>O<sub>3</sub> tunnel barrier. The contact resistance of the junctions as a function of LaO<sub>x</sub> thickness shown in Figure 7.3(a) exhibit a U-shaped curve, where 1.2 nm LaO<sub>x</sub> results in the lowest R<sub>c</sub>. Initially, R<sub>c</sub> decreases due to SBH modulation due to dipole formation and may also be due to improved passivation, then the R<sub>c</sub> increases again due to increased contribution from tunneling resistance. We hypothesize that further process development to deposit the LaO<sub>x</sub>/SiO<sub>x</sub> tunnel barrier more uniformly may result in even lower R<sub>c</sub> with thinner tunnel barriers. Nevertheless, the minimum R<sub>c</sub> (~3×10<sup>-6</sup> Ω-m<sup>2</sup>) achieved in this work is one of the best reported in literature for FM/I/S contacts, especially on such moderately doped n-Si (~1×10<sup>18</sup>cm<sup>-3</sup>) substrates. Furthermore, the lowest R<sub>c</sub> achieved in our devices is close to the ideal R<sub>c</sub> required for efficient spin injection into n-Si with such doping density (as shown by the dotted line in Figure 7.3 (a)). For comparison, we have adapted the required R<sub>c</sub> vs. doping density plot


from [69] in Figure 7.3 (b) , which show that the high  $R_c$  observed in our Co/AlO<sub>x</sub>/n-Si junctions are expected on the substrates with this doping density. Figure 7.3(b) further shows that LaO<sub>x</sub>/SiO<sub>x</sub> bilayer lowers the  $R_c$  by  $\sim 10^4$  times, which is very close to the  $R_c$  required for efficient spin injection/detection on n-Si substrates, irrespective of the doping density. However, the  $R_c$  needs to be further reduced to reach the ideal condition for efficient spin injection, specially at room-temperature. We also observed similar reduction ( $\sim 4$  orders of magnitude) in  $R_c$  when lightly-doped n-Si substrates are used (Figure 7.3 (b)). Although the absolute value of  $R_c$  is much higher on lightly-doped substrates, the requirement for  $R_c$  is less-stringent on them because of the larger spin-diffusion length at lower doping densities.

In order to extract the SBH of these Co/n-Si junctions more accurately, we have measured the I-V characteristics of the spin-diodes at elevated temperatures (300K-370K), and fitted the  $I_{OFF}$  data (at reverse bias) in Arrhenius plots. For instance, in Figure 7.4 (a), we show the temperature-dependent I-V characteristics of Co/LaO<sub>x</sub>( $\sim 1.2$  nm)/SiO<sub>x</sub>/n-Si( $\sim 1 \times 10^{15} \text{ cm}^{-3}$ ) spin-diodes, while the Arrhenius plot derived from the same data is shown in Figure 7.4 (b). We have extracted an SBH of  $\sim 0.4$  eV between Co and the Si substrate, from the slope of this Arrhenius plot (0.34) and the ideality factor of the spin-diodes ( $n \sim 1.45$ ). It may be noted that the ideality factor of these diodes are fairly high ( $>1$ ), which is not unexpected for such M/I/S junctions because of the contribution from large resistive component, namely the insulating tunnel barrier. We summarize the SBH data extracted using the above mentioned temperature-dependent method in Figure 7.5, which further confirms the suitability of the LaO<sub>x</sub>/SiO<sub>x</sub> tunnel barrier as an  $R_c$  reduction technique for efficient spin injection into n-type semiconductors.


The low  $R_c$  achieved using  $\text{LaO}_x/\text{SiO}_x$  dual barrier makes it a promising candidate to fabricate tunnel barriers for efficient spin injection into semiconductors. However, spin injection/detection into Si using this  $\text{LaO}_x/\text{SiO}_x$  barrier is yet to be demonstrated. Furthermore, it may be noted that, in addition to optimum  $R_c$ , ideal tunnel barriers are also expected to provide spin filtering effect for more efficient spin injection and to have higher polarization. In this context, the properties of conventional single layer tunnel barriers (eg.  $\text{Al}_2\text{O}_3$ ,  $\text{MgO}$ ,  $\text{SiO}_2$  etc.), used in contemporary Si spintronic devices are discussed in appendix B.

#### 7.4 SUMMARY

In summary we demonstrate a simple approach to reduce the contact resistance in FM/semiconductor spin-diodes by using a bilayer tunnel barrier formed by a thin  $\text{LaO}_x/\text{SiO}_x$  stack. A dipole is formed at the  $\text{LaO}_x/\text{SiO}_x$  interface that reduces the effective Schottky barrier height at Co/n-Si contacts by  $\sim 0.3\text{-}0.5$  eV compared to the control diodes with  $\text{AlO}_x$  tunnel barrier. The reduced Schottky barrier reduces the  $R_c$  in FM/I/S contacts by  $\sim 4$  orders of magnitude, compared to the control devices. The lowest  $R_c$  achieved using Co/ $\text{LaO}_x/\text{SiO}_x$ /n-Si contacts is  $\sim 3 \times 10^{-6} \Omega\text{-m}^2$ , which makes it a promising pathway for efficient spin-injection/detection in potential novel spintronic devices.



(a)



(b)

Figure 7.1: (a) Band-diagram illustrating the high-k dipole at the  $\text{LaO}_x/\text{SiO}_x$  tunnel barriers in M/I/S junctions (adapted from [131]); (b) Cross-sectional schematic of the FM/I/S junctions investigated.




Figure 7.2: (a)  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier shows increase in reverse current, compared to the control  $\text{AlO}_x/\text{SiO}_x$  tunnel barriers, indicating reduced effective Schottky barrier height (SBH); (b) SBH (extracted using I-V method) between Co and n-Si goes down when  $\text{LaO}_x/\text{SiO}_x$  tunnel barriers are used, however, reduction in SBH saturates for  $\text{LaO}_x$  thickness  $>1\text{nm}$ .





Figure 7.3: (a)  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier shows decrease in contact resistance with increasing  $\text{LaO}_x$  thickness (for up to  $\sim 1\text{nm}$ ) for better SBH modulation; Thicker  $\text{LaO}_x$  ( $> \sim 1\text{nm}$ ) increases the contact resistance again due to increased tunneling resistance; (b) The reduction in  $R_c$  is similar for different substrate doping densities and the achieved  $R_c$  is very close to the condition required for spin-injection into n-Si ( $R_c$  vs. doping density plot adapted from [69]).






Figure 7.4: (a) Temperature-dependent I-V characteristics of Co/LaO<sub>x</sub>(1.2 nm)/SiO<sub>x</sub>/n-Si( $\sim 1 \times 10^{15}$  cm<sup>-3</sup>) junctions. (b) Arrhenius plot of  $I_{\text{OFF}}$  extracted from the I-V characteristics shown in (a); The Arrhenius plot shows a slope of 0.34 eV that corresponds to an SBH of  $\sim 0.4$  eV, whereas, SBH extracted using the same method from Co/AlO<sub>x</sub>/n-Si contacts is  $\sim 0.9$  eV.




Figure 7.5: SBH extracted from temperature-dependent I-V characteristics of the Co/I/n-Si diodes; effective SBH decreases for increasing LaO<sub>x</sub> thickness. On the other-hand conventional Al<sub>2</sub>O<sub>3</sub> tunnel barrier shows a high SBH of 0.9 eV, which is 5 orders of magnitude higher than the lowest SBH achieved using LaO<sub>x</sub>/SiO<sub>x</sub> bilayer.

Table 7.1 Split matrix for FM/I//n-Si junctions studied in this work

Sample #	Starting Substrate	Oxide 1 (nm)	LaO <sub>x</sub> (nm)
1	n-Si ( $1 \times 10^{18}/\text{cm}^3$ )	<b>Al<sub>2</sub>O<sub>3</sub> – (1.6)</b>	<b>0</b>
2	n-Si ( $1 \times 10^{15}/\text{cm}^3$ )	SiO <sub>x</sub> – (0.7)	<b>1.2</b>
3	n-Si ( $1 \times 10^{18}/\text{cm}^3$ )	SiO <sub>x</sub> – (0.7)	<b>0.8</b>
4	n-Si ( $1 \times 10^{18}/\text{cm}^3$ )	SiO <sub>x</sub> – (0.7)	<b>1.2</b>
5	n-Si ( $1 \times 10^{18}/\text{cm}^3$ )	SiO <sub>x</sub> – (0.7)	<b>1.6</b>

## Chapter 8: Summary and Future Work

### 8.1 SUMMARY OF THE THESIS

In this work a few synergistic approaches have been proposed to circumvent the challenges towards fabrication of high-performance Ge-based CMOS devices and beyond. Chapter 2 simultaneously addressed the issues of bulk Ge and surface passivation, by fabricating Si-capped Ge:C pMOSFETs on epitaxial Ge:C-on-Si substrates. Epitaxial Ge:C provides lower defect density than epitaxial Ge grown on Si substrates, while Si capping prevents  $\text{GeO}_x$  formation and passivates the Ge:C surface. In addition, the quantum well for holes formed in the Si/Ge:C/Si structure reduces remote Coulomb scattering and enhances the pMOSFET performance. The effects of Si cap thickness (3 to 9 nm) on these Ge:C devices have been investigated via temperature-dependent electrical characterization, along with device simulations. The study identifies the routes to optimize device design for epitaxial buried channel Ge-channel pMOSFETs.

Chapter 3 demonstrated a simple route to passivate Ge surface using a thin  $\text{GeO}_2$  passivation layer grown by rapid thermal oxidation (RTO) and investigated the thermal stability of the  $\text{GeO}_2$ -passivation for MOS device applications via electrical and material characterization. The RTO-passivated MOSCAPs show improved electrical characteristics over the MOSCAPs without RTO. The improved passivation results in  $\sim 1.8\times$  enhancement in  $\mu_{\text{eff}}$  in RTO-passivated Ge (100) pMOSFETs over their HF-last counterparts. Germanium (111) pMOSFETs with RTO-passivation show a high  $\mu_{\text{eff}}$  of  $\sim 270 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  (at  $E_{\text{eff}} \sim 0.2 \text{ MV/cm}$ ), demonstrating  $\sim 2\times$  enhancement over universal Si/ $\text{SiO}_2$  mobility. The Ge nMOSFETs fabricated using the RTO-grown passivation layer on higher mobility (111) orientation show a high  $\mu_{\text{eff}}$  of  $\sim 713 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  (at the peak) and

thus the MOSFETs fabricated demonstrate suitability of this RTO-passivation approach to achieve Ge CMOS devices with high electron mobility.

In chapter 4, we investigated the reasons for underperformance of Ge nMOSFETs via temperature-dependent and pulsed I-V characterization. Temperature-dependent characteristics suggest that despite significant improvement over HF-last devices and a low  $D_{it}$  near the mid-gap, the  $\text{GeO}_2$ -passivated devices still suffer from remote Coulomb scattering. Besides, the ns pulsed I-V characterization suggests significant charge trapping in the gate dielectric. In addition, these devices also suffer from low activation of n-type dopants, and a high density of implantation-induced defects in the S/D junctions, which also significantly contribute to the underperformance of these Ge nMOSFETs.

Chapter 5 demonstrated a simple approach to form high performance  $n^+/p$  junctions in Ge by rapid thermal diffusion of P from “Spin-on Dopants” (SOD) that avoids implantation damage. The junctions formed using this approach show a high  $I_{ON}/I_{OFF}$  ratio ( $\sim 10^{5-6}$ ) and an ideality factor of  $\sim 1.03$ , indicating a low defect density. Furthermore, Ge (100) and (111) nMOSFETs were fabricated with these SOD-doped junctions and a thin RTO-grown passivation layer in the gate stack to integrate the benefits of low  $D_{it}$  at the Ge/ $\text{GeO}_2$  interface with the low defect density of the SOD-doped junctions.

In chapter 6, we investigated Ge:C:Mn thin films grown on Si as a ferromagnetic material for spintronic devices which is promising for a long-term potential alternative to contemporary CMOS devices. The Ge:C:Mn thin film was formed by low energy ion implantation of  $\text{Mn}^+$  on epitaxial Ge:C-on-Si substrates to utilize their Si compatibility. The evolution of magnetic properties with Mn concentration and crystalline structure has been thoroughly investigated with a view to optimizing this novel material system.

In chapter 7 we proposed a novel tunnel barrier for spin-MOSFETs that is fabricated using  $\text{LaO}_x/\text{SiO}_x$  bilayer and can modulate the Schottky barrier height (SBH) at the ferromagnetic metal/n-Si junctions. Thus the effective SBH at the Co/n-Si junction is reduced by  $\sim 0.4\text{-}0.5$  eV and thus we have achieved  $\sim 4$  orders of magnitude reduction in contact resistance ( $R_c$ ), which is favorable for spin injection into n-type semiconductors. The low  $R_c$  ( $\sim 3 \times 10^{-6} \Omega\cdot\text{cm}^2$ ) achieved in this work show promise for potential use in future spintronic devices.

## 8.2 FUTURE WORK

### 8.2.1 Future experiments for Ge CMOS applications

The high mobility Ge nMOSFETs demonstrated in this work and in several other recent reports are fabricated on bulk Ge wafers that are not suitable for high volume CMOS production. Therefore, the RTO-grown  $\text{GeO}_2$  passivation and SOD-based diffusion doping technique proposed in this work need to be optimized on epitaxial Ge substrates, especially on Ge:C-on-Si thin films to take the advantage of their Si compatibility, while maintaining a lower defect density. Besides, the RTO-grown  $\text{GeO}_2$  tunnel barrier may be introduced at the metal/n-Ge contact to reduce metal-induced gap states and hence to reduce contact resistance. Usage of an ultra-thin tunnel barrier with minimal conduction-band offset (namely  $\text{Ta}_2\text{O}_5$ ) may be more effective for this purpose.

Growth of epitaxial Ge on Si(111) substrates should be interesting to take the advantage of higher electron mobility on (111) orientation. As shown in Figure 8.1, initial experiments show that addition of trace amount of C results in a smoother Ge layer grown on Si(111). The better crystalline quality of Ge:C/Si(111) over Ge (111)/Si(111) is more evident from the X-TEM images (Figure 8.2). Similarly, integration of higher hole

mobility (110) orientation for pMOSFET applications would provide even higher hole mobility. However, it may be noted that Ge films grown on (111) and (110) orientations are more prone to formation of threading dislocations. This is also supported by the initial experiments on Ge:C/Si(111), which showed higher rms roughness ( $\sim 1$  nm) than that of Ge:C/Si (100) ( $\sim 0.35$  nm). Fabrication of Ge-on-Insulator substrates with Ge (111) device layer may be a promising alternative and more suitable for IC industry, as it is expected provide better electro-static control and may also avert the challenge of cleaving (111) wafers into regular rectangular shapes. Finally, fabrication of FINFETs with (111) sidewalls may provide another attractive pathway to make high mobility Ge (111) surface suitable for high volume CMOS production.

In addition, Ge nMOSFETs demonstrated so far are fairly long channel, and hence, fabrication of short-channel (sub-100 nm) devices will provide us with useful insights about their scalability. We hypothesize that highly scaled (width  $\sim 10$  nm) Ge nanowire MOSFETs may be interesting as the channel formed by volume inversion would be less sensitive to the surface states, which significantly limit the performance of Ge-based devices. It may be noted that the diffusion doping technique proposed in this work is not readily transferrable for short-channel devices because of large lateral diffusion. Newly proposed monolayer doping [132] or co-implantation [114] technique may be introduced to enhance activation, and to reduce junction-depth by avoiding or reducing implantation damage. As shown in Figure 8.3, initial experiments of Sb and P co-implantation performed on bulk Ge wafers demonstrate nearly ideal junction characteristics with a low  $I_{\text{OFF}}$ , thanks to the low defect density achieved by strain-compensation. Further optimization of this technique for short-channel epitaxial MOSFETs would be a major boost for Ge-based device technology.

In order to circumvent the shortcomings of Ge  $n^+/p$  junctions, we also propose fabrication of Ge nMOSFETs with Si or SiGe S/D junctions (Figure 8.4). In addition to the higher solubility and lower diffusion of n-type dopants in them, Si or SiGe S/D junctions are also expected to apply tensile strain in the Ge channel and hence to increase the electron mobility even more. Usage of Ge-on-Ge:C/Si as a channel material may be beneficial for low defect density and strain relaxation due to segregated C atoms at the interface, as compressive strain is detrimental for electron mobility [133]. It may be noted that lower thermal budget of Ge, especially for epitaxial films and at the gate stack, requires significant process development for realization of the proposed structure. For instance, development of a channel-last MOSFET flow or selective deposition of highly doped Si or SiGe at low temperatures will be required to achieve the expected performance from the proposed MOSFET structure.

Finally, in Figure 8.5, we have summarized the approaches proposed in this work for high performance Ge nMOSFET fabrication.

### **8.2.2 Future experiments for beyond CMOS applications**

In chapter 7, we have investigated Ge:C:Mn thin films on Si as a ferromagnetic material for S/D or channel regions of Spin-MOSFETs. Despite its Si compatibility the material is not suitable for realistic devices because of its low  $T_c$  ( $<180K$ ). As discussed in chapter 8, one potential alternative is to use ferromagnetic metals (FM) with intrinsically high  $T_c$  ( $>700K$ ) as the S/D of Spin-MOSFETs along with  $LaO_x/SiO_x$  tunnel barriers for Schottky barrier height (SBH) modulation to achieve lower contact resistance ( $R_c$ ). The initial experiments show promise of the proposed technique by reducing the workfunction (WF) by  $\sim 0.3-0.5eV$  that reduces  $R_c$  by  $\sim 4-5$  orders of magnitude in



Co/LaO<sub>x</sub>/SiO<sub>x</sub>/n-Si junctions over Co/Al<sub>2</sub>O<sub>3</sub>/n-Si junctions. However, additional 2-3 orders of reduction in  $R_c$  is required for efficient spin-injection [69]. As shown in [134] and in Figure 8.6(a), an SBH of  $\sim 0.25\text{eV}$  (another  $\sim 0.2\text{eV}$  decrease in SBH) is required to reduce  $R_c$  to an ideal value for efficient spin injection [69]. Therefore, we propose introduction of tensile-strained Si as a channel material for Spin-MOSFETs, which would provide additional  $\sim 0.2\text{eV}$  reduction in SBH by lowering the conduction band [135] (Figure 8.6(b)). Thus, strained-Si, in combination with LaO<sub>x</sub>/SiO<sub>x</sub> dual barrier, should reduce the  $R_c$  by another  $\sim 2\text{-}3$  orders of magnitude, which is expected to provide efficient spin-injection into semiconductors and will facilitate realization of spin-MOSFETs with S/D contacts formed by conventional ferromagnetic metals.




Figure 8.1: AFM surface images of: (a) Ge/Si(111) (RMS roughness  $\sim 2.0$  nm) and (b) Ge:C/Si(111) (RMS roughness  $\sim 1.0$  nm). Carbon incorporation results in a smoother surface.




Figure 8.2 (a) and (b) shows dark field X-TEM images of Ge grown on Si(111) and (b) Ge:C grown on Si(111), respectively. The Ge:C(111) film shows fewer threading dislocations. (c) high resolution bright field X-TEM images near the top and bottom interface of the Ge:C/Si(111) which shows high crystalline quality in the top layer and higher concentration of misfit dislocations near the bottom interface.







Figure 8.3: (a) SRIM simulation profile of as-implanted Sb and P in co-implanted sample. In control sample dual P implant was used to match the doping profile (b) after activation, co-implanted sample shows higher Raman intensity comparable to reference Ge, indicating better crystalline quality than that of the control sample (c) the improved crystalline quality results in better junctions in co-implanted samples with a high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of  $\sim 10^6$  and a near unity ideality factor of 1.03 (d) Ge nMOSFETs with co-implanted junctions show lower  $I_{\text{OFF}}$  and higher  $I_{\text{ON}}$ .




(a)



(b)



(c)



(d)

Figure 8.4 (a) proposed structure for Ge nMOSFET with Si (or SiGe) S/D regions, designed to improve n<sup>+</sup>/p junction performance by utilizing higher solid solubility and lower diffusion of n-type dopants in Si (or SiGe). (b) Tensile-strained Ge is expected to show significant enhancement in electron mobility [133] (c) theoretical prediction also suggests enhancement in effective mobility in tensile-strained Ge nMOSFET, especially under uniaxial stress [96], and (d) i-Ge/n<sup>+</sup>-Si diodes show a high I<sub>ON</sub>/I<sub>OFF</sub> ratio and a low I<sub>OFF</sub>, demonstrating the benefit of higher n-type dopant activation and wider bandgap of Ge [136].




Figure 8.5: Conceptual schematic of the proposed Ge nMOSFET, showing the key opportunities to improve its performance.




Figure 8.6: (a) A low SBH of  $\sim 0.25\text{eV}$  is required for the ideal  $R_c$  for efficient spin injection, as predicted in [69] (graphics adapted from [134]); (b) Usage of tensile Si instead of relaxed-Si is expected to provide additional  $\sim 0.2\text{eV}$  reduction in SBH, which in combination with  $\text{LaO}_x/\text{SiO}_x$  tunnel barrier would facilitate realization of ideal SBH of  $\sim 0.25\text{eV}$ , for efficient spin injection from FM to semiconductor.

## Appendix A

Table A.1 Valence band offset at Si-Ge interfaces

s-Si, s-Ge : strained Si and Ge layer respectively.

$\Delta E_V$  : Valence band offset

$\Delta E_{V,AV}$  : The offset of the uppermost three valence bands, is nearly independent of strain (and orientation), with a weak linear dependence on strain (lattice constant parallel to the interface) [137], [138].

Active/Substrate	$\Delta E_V$ (eV)	$\Delta E_{V,AV}$ (eV)	Method	Reference
s-Ge/Si	0.84	0.54	Local density functional + ab initio pseudopotentials	[137]
s-Si/Ge	0.31	0.51		
s-Ge/Si	0.74		[138] + Deformation potential theory to estimate bandgaps	[139]
s-Ge/Si	0.74		Pseudopotential empirical calculation	[137]
s-Si/Ge	0.22			
s-Ge/Si	0.74	0.45	Average bond energy theory + deformation potential method	[140]
s-Si/Ge	0.22	0.43		
Si/Ge	0.52	0.45		
s-Ge/Si	0.34, 0.49, 0.51		Yield Spectroscopy	[141]
Ge/Si	0.34, 0.35, 0.37			
s-Ge/Si	0.55, 0.61, 0.69		XPS	
Ge/Si	0.55, 57, 0.63			
s-Si/s-Ge on relaxed Si <sub>0.5</sub> Ge <sub>0.5</sub>	0.64		Experimental + Simulated CV	[142]
Si/Ge or Ge/Si	0.84		Ab initio natural band offsets	[143]
Ge/Si	0.59		k.p method	[144]



## Appendix B

Table B.2 Comparison of different tunnel barriers used for spin injection

Barrier	Barrier Properties		$R_c$ between FM/n-Si	Spin Life-time (ps)	Spin Diffusion Length (nm)	FM/Semi conducto r (or M), Referenc e
	Filter Effects	Crystalline				
$Al_2O_3$	No	No	High to n-Si	107	204	NiFe/ p-Si, [145]
			Cs treatment lowers SBH by $\sim 0.5$ eV, $\sim 1.5 \times 10^{18} \text{ cm}^{-3}$	$>150$	—	NiFe/ n-Si, [146]
$MgO$	Yes	Yes	High to n-Si	276	328	NiFe/ p-Si, [145]
			$6 \text{ k}\Omega \cdot \mu\text{m}^2$ n-Si ( $1e^{20} \text{ cm}^{-3}$ )	9440 (at 8K)	2800 (at 8K)	Fe/ n-Si, [147]
			$6 \text{ k}\Omega \cdot \mu\text{m}^2$ n-Si ( $5e^{19} \text{ cm}^{-3}$ )	$\sim 5500$ (at 100K)	$\sim 1550$ (at 100K)	Fe/ n-Si, [148]
$SiO_2$	No		$\sim 1.2 \text{ k}\Omega \cdot \mu\text{m}^2$ n-Si ( $\sim 3 \times 10^{18} \text{ cm}^{-3}$ )	320 (at 10K)	400 (at 300k)	Co-Fe/ n-Si, [149]
$LaAlO_3$	No	Both crystalline and amorphous	-	Spin polarization of $\sim 77\%$ , at 4K		LSMO/ LSMO, [150]

## References

- [1] G. E. Moore, "Progress in digital integrated electronics," in *International Electron Devices Meeting*, 1975, pp. 11-13.
- [2] B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high performance and low power-the next ten years," *Proceedings of the IEEE*, vol. 83, pp. 595-606, 1995.
- [3] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *Solid-State Circuits, IEEE Journal of*, vol. 9, pp. 256-268, 1974.
- [4] Y. Taur, Y. J. Mii, D. J. Frank, H. S. Wong, D. A. Buchanan, S. J. Wind, S. A. Rishton, G. A. Sai-Halasz, and E. J. Nowak, "CMOS scaling into the 21st century: 0.1  $\mu\text{m}$  and beyond," *IBM Journal of Research and Development*, vol. 39, pp. 245-260, 1995.
- [5] S. Okazaki, "Resolution limits of optical lithography," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 9, pp. 2829-2833, 1991.
- [6] T. Jhaveri, V. Rovner, L. Liebmann, L. Pileggi, A. J. Strojwas, and J. D. Hibbeler, "Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol. 29, pp. 509-527, 2010.
- [7] K. Bernstein, D. J. Frank, A. E. Gattiker, W. Haensch, B. L. Ji, S. R. Nassif, E. J. Nowak, D. J. Pearson, and N. J. Rohrer, "High-performance CMOS variability in the 65-nm regime and beyond," *IBM Journal of Research and Development*, vol. 50, pp. 433-449, 2006.
- [8] ITRS 2010 Update Overview pp. 21, 2010.
- [9] G. Declerck, "A look into the future of nanoelectronics," in *VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on*, 2005, pp. 6-10.
- [10] K. J. Kuhn, "CMOS scaling beyond 32nm: Challenges and opportunities," in *Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE*, 2009, pp. 310-313.
- [11] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C. H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. McLntyre, P. Moon, J. Neiryneck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J.

- Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki, "A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging," in *Electron Devices Meeting, 2007. IEDM 2007. IEEE International*, 2007, pp. 247-250.
- [12] S. E. Thompson and S. Parthasarathy, "Moore's law: the future of Si microelectronics," *Materials Today*, vol. 9, pp. 20-25, 2006.
- [13] K. J. Kuhn, "Moore's crystal ball: Device physics and technology past the 15 nm generation," *Microelectronic Engineering*, vol. In Press, Corrected Proof.
- [14] C. Auth, A. Cappellani, J. S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, N. Rahhal-orabi, P. Ranade, J. Sandford, L. Shifren, V. Souw, K. Tone, F. Tambwe, A. Thompson, D. Towner, T. Troeger, P. Vandervoorn, C. Wallace, J. Wiedemer, and C. Wiegand, "45nm High-k + metal gate strain-enhanced transistors," in *VLSI Technology, 2008 Symposium on*, 2008, pp. 128-129.
- [15] S. Takagi, T. Iisawa, T. Tezuka, T. Numata, S. Nakaharai, N. Hirashita, Y. Moriyama, K. Usuda, E. Toyoda, S. Dissanayake, M. Shichijo, R. Nakane, S. Sugahara, M. Takenaka, and N. Sugiyama, "Carrier-Transport-Enhanced Channel CMOS for Improved Power Consumption and Performance," *Electron Devices, IEEE Transactions on*, vol. 55, pp. 21-39, 2008.
- [16] Y. Kamata, "High-k/Ge MOSFETs for future nanoelectronics," *Materials Today*, vol. 11, pp. 30-38, 2008.
- [17] A. Rahman, G. Klimeck, and M. Lundstrom, "Novel channel materials for ballistic nanoscale MOSFETs-bandstructure effects," in *Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International*, 2005, pp. -604-607.
- [18] P. Packan, S. Akbar, M. Armstrong, D. Bergstrom, M. Brazier, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, J. Jopling, C. Kenyon, S. H. Lee, M. Liu, S. Lodha, B. Mattis, A. Murthy, L. Neiberg, J. Neiryneck, S. Pae, C. Parker, L. Pipes, J. Sebastian, J. Seiple, B. Sell, A. Sharma, S. Sivakumar, B. Song, A. St. Amour, K. Tone, T. Troeger, C. Weber, K. Zhang, Y. Luo, and S. Natarajan, "High performance 32nm logic technology featuring 2<sup>nd</sup> generation high-k + metal gate transistors," in *Electron Devices Meeting (IEDM), 2009 IEEE International*, 2009, pp. 1-4.
- [19] H. Shang, M. M. Frank, E. P. Gusev, J. O. Chu, S. W. Bedell, K. W. Guarini, and M. Ieong, "Germanium channel MOSFETs: Opportunities and challenges," *IBM Journal of Research and Development*, vol. 50, pp. 377-386, 2006.

- [20] W. P. Bai, N. Lu, and D. L. Kwong, "Si interlayer passivation on germanium MOS capacitors with high- $\kappa$  dielectric and metal gate," *Electron Device Letters, IEEE*, vol. 26, pp. 378-380, 2005.
- [21] H. Kim, P. C. McIntyre, C. O. Chui, K. C. Saraswat, and M.-H. Cho, "Interfacial characteristics of HfO<sub>2</sub> grown on nitrided Ge (100) substrates by atomic-layer deposition," *Applied Physics Letters*, vol. 85, pp. 2902-2904, 2004.
- [22] X. Ruilong and Z. Chunxiang, "Effects of Sulfur Passivation on Germanium MOS Capacitors With HfON Gate Dielectric," *Electron Device Letters, IEEE*, vol. 28, pp. 976-979, 2007.
- [23] A. Dimoulas, D. Tsoutsou, Y. Panayiotatos, A. Sotiropoulos, G. Mavrou, S. F. Galata, and E. Golias, "The role of La surface chemistry in the passivation of Ge," *Applied Physics Letters*, vol. 96, pp. 012902-3, 2010.
- [24] J. Oh, I. Ok, C.-Y Kang, M. Jamil, S.-H. Lee, W.-Y Loh, J. Huang, B. Sassman, L. Smith, S. Parthasarathy, B.E. Coss, W. -H. Choi, H.-D. Lee, M. Cho, S.K. Banerjee, P. Majhi, P.D. Kirsch, H.-H. Tseng, and R. Jammy, "Mechanisms for low on-state current of Ge (SiGe) nMOSFETs: A comparative study on gate stack, resistance, and orientation-dependent effective masses," in *VLSI Technology, 2009 Symposium on* Honolulu, HI, pp. 238-239.
- [25] C. Chao-Ching, C. Chao-Hsin, L. Guang-Li, L. Ching-Lun, C. Hung-Sen, L. Jun-Cheng, K. Chi-Chung, H. Chien-Nan, and C. Chun-Yen, "Junction and Device Characteristics of Gate-Last Ge p- and n-MOSFETs With ALD- Al<sub>2</sub>O<sub>3</sub> Gate Dielectric," *Electron Devices, IEEE Transactions on*, vol. 56, pp. 1681-1689, 2009.
- [26] K. H. Kim, R. G. Gordon, A. Ritenour, and D. A. Antoniadis, "Atomic layer deposition of insulating nitride interfacial layers for germanium metal oxide semiconductor field effect transistors with high- $\kappa$  oxide/tungsten nitride gate stacks," *Applied Physics Letters*, vol. 90, pp. 212104-3, 2007.
- [27] G. Nicholas, D. P. Brunco, A. Dimoulas, J. Van Steenberg, F. Bellenger, M. Houssa, M. Caymax, M. Meuris, Y. Panayiotatos, and A. Sotiropoulos, "Germanium MOSFETs With CeO<sub>2</sub>/HfO<sub>2</sub>/TiN Gate Stacks," *Electron Devices, IEEE Transactions on*, vol. 54, pp. 1425-1430, 2007.
- [28] L. Colombo, R. Resta, and S. Baroni, "Valence-band offsets at strained Si/Ge interfaces," *Physical Review B*, vol. 44, p. 5572, 1991.
- [29] B. Vincent, R. Loo, W. Vandervorst, J. Delmotte, B. Douhard, V. K. Valev, M. Vanbel, T. Verbiest, J. Rip, B. Brijs, T. Conard, C. Claypool, S. Takeuchi, S. Zaima, J. Mitard, B. De Jaeger, J. Dekoster, and M. Caymax, "Si passivation for Ge pMOSFETs: Impact of Si cap growth conditions," *Solid-State Electronics*, vol. 60, pp. 116-121, 2011.

- [30] M. Caymax, F. Leys, J. Mitard, K. Martens, L. Yang, G. Pourtois, W. Vandervorst, M. Meuris, and R. Loo, "The Influence of the Epitaxial Growth Process Parameters on Layer Characteristics and Device Performance in Si-Passivated Ge pMOSFETs," *Journal of The Electrochemical Society*, vol. 156, pp. H979-H985, 2009.
- [31] K. Martens, C. Chi On, G. Brammertz, B. De Jaeger, D. Kuzum, M. Meuris, M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G. Groeseneken, "On the Correct Extraction of Interface Trap Density of MOS Devices With High-Mobility Semiconductor Substrates," *Electron Devices, IEEE Transactions on*, vol. 55, pp. 547-556, 2008.
- [32] A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou, "Fermi-level pinning and charge neutrality level in germanium," *Applied Physics Letters*, vol. 89, pp. 252110-3, 2006.
- [33] D. Kuzum, T. Krishnamohan, A. J. Pethe, A. K. Okyay, Y. Oshima, S. Yun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, "Ge-Interface Engineering With Ozone Oxidation for Low Interface-State Density," *Electron Device Letters, IEEE*, vol. 29, pp. 328-330, 2008.
- [34] F. Bellenger, B. De Jaeger, C. Merckling, M. Houssa, J. Penaud, L. Nyns, E. Vrancken, M. Caymax, M. Meuris, T. Hoffmann, K. De Meyer, and M. Heyns, "High FET Performance for a Future CMOS GeO<sub>2</sub>-Based Technology," *Electron Device Letters, IEEE*, vol. 31, pp. 402-404, 2010.
- [35] C. H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, "Ge/GeO<sub>2</sub> Interface Control with High Pressure Oxidation for Improving Electrical Characteristics," *ECS Transactions*, vol. 19, pp. 165-173, 2009.
- [36] M. Jamil, D. Ferrer, S. Kaur, E. Tutuc, and S. K. Banerjee, "Electrical Characteristics and Thermal Stability Study of TaN/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge (111) MOS Capacitor," presented at the MRS Fall Meeting, Boston, MA, 2009.
- [37] D. Kuzum, T. Krishnamohan, A. Nainani, S. Yun, P. A. Pianetta, H. S. P. Wong, and K. C. Saraswat, "Experimental demonstration of high mobility Ge NMOS," in *Electron Devices Meeting (IEDM), 2009 IEEE International*, 2009, pp. 1-4.
- [38] D. P. Brunco, B. De Jaeger, G. Eneman, J. Mitard, G. Hellings, A. Satta, V. Terzieva, L. Souriau, F. E. Leys, G. Pourtois, M. Houssa, G. Winderickx, E. Vrancken, S. Sioncke, K. Opsomer, G. Nicholas, M. Caymax, A. Stesmans, J. Van Steenberghe, P. W. Mertens, M. Meuris, and M. M. Heyns, "Germanium MOSFET Devices: Advances in Materials Understanding, Process Development, and Electrical Performance," *Journal of The Electrochemical Society*, vol. 155, pp. H552-H561, 2008.

- [39] M. Jamil, J. Oh, M. Ramon, S. Kaur, P. Majhi, E. Tutuc, and S. K. Banerjee, "High-Mobility TaN/Al<sub>2</sub>O<sub>3</sub>/Ge(111) n-MOSFETs With RTO-Grown Passivation Layer," *Electron Device Letters, IEEE*, vol. 31, pp. 1208-1210, 2010.  
doi: 10.1109/LED.2010.2071373
- This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of The University of Texas at Austin's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [pubs-permissions@ieee.org](mailto:pubs-permissions@ieee.org). By choosing to view this material, you agree to all provisions of the copyright laws protecting it.
- [40] D. Kuzum, T. Krishnamohan, A. Nainani, S. Yun, P. A. Pianetta, H. S. P. Wong, and K. C. Saraswat, "High-Mobility Ge N-MOSFETs and Mobility Degradation Mechanisms," *Electron Devices, IEEE Transactions on*, vol. 58, pp. 59-66, 2011.
- [41] E. Simoen, A. Satta, A. D'Amore, T. Janssens, T. Clarysse, K. Martens, B. De Jaeger, A. Benedetti, I. Hofliijk, B. Brijs, M. Meuris, and W. Vandervorst, "Ion-implantation issues in the formation of shallow junctions in germanium," *Materials Science in Semiconductor Processing*, vol. 9, pp. 634-639.
- [42] C. Yu-Lin and J. C. S. Woo, "Germanium n<sup>+</sup>/p Diodes: A Dilemma Between Shallow Junction Formation and Reverse Leakage Current Control," *Electron Devices, IEEE Transactions on*, vol. 57, pp. 665-670, 2010.
- [43] C. Dupre, T. Ernst, J. M. Hartmann, F. Andrieu, J. P. Barnes, P. Rivallin, O. Faynot, S. Deleonibus, P. F. Fazzini, A. Claverie, S. Cristoloveanu, G. Ghibaudo, and F. Cristiano, "Carrier mobility degradation due to high dose implantation in ultrathin unstrained and strained silicon-on-insulator films," *Journal of Applied Physics*, vol. 102, pp. 104505-8, 2007.
- [44] C. Chi On, K. Hyounsub, P. C. McIntyre, and K. C. Saraswat, "A germanium NMOSFET process integrating metal gate and improved hi-κ dielectrics," in *Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International*, 2003, pp. 18.3.1-18.3.4.
- [45] Y. Hyun-Yong, Y. Nishi, K. C. Saraswat, C. Szu-Lin, and P. B. Griffin, "Germanium *In Situ* Doped Epitaxial Growth on Si for High-Performance n<sup>+</sup>/p-Junction Diode," *Electron Device Letters, IEEE*, vol. 30, pp. 1002-1004, 2009.
- [46] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, "High-performance GeO<sub>2</sub>/Ge nMOSFETs With Source/Drain Junctions Formed by Gas-Phase Doping," *Electron Device Letters, IEEE*, vol. 31, pp. 1092-1094, 2010.
- [47] T. H. Loh, H. S. Nguyen, C. H. Tung, A. D. Trigg, G. Q. Lo, N. Balasubramanian, D. L. Kwong, and S. Tripathy, "Ultrathin low temperature SiGe

- buffer for the growth of high quality Ge epilayer on Si(100) by ultrahigh vacuum chemical vapor deposition," *Applied Physics Letters*, vol. 90, pp. 092108-3, 2007.
- [48] G. Wang, R. Loo, S. Takeuchi, L. Souriau, J. C. Lin, A. Moussa, H. Bender, B. De Jaeger, P. Ong, W. Lee, M. Meuris, M. Caymax, W. Vandervorst, B. Blanpain, and M. M. Heyns, "Fabrication of high quality Ge virtual substrates by selective epitaxial growth in shallow trench isolated Si (001) trenches," *Thin Solid Films*, vol. 518, pp. 2538-2541, 2010.
  - [49] G. Wang, R. Loo, E. Simoen, L. Souriau, M. Caymax, M. M. Heyns, and B. Blanpain, "A model of threading dislocation density in strain-relaxed Ge and GaAs epitaxial films on Si (100)," *Applied Physics Letters*, vol. 94, pp. 102115-102115-3, 2009.
  - [50] D. Choi, Y. Ge, J. S. Harris, J. Cagnon, and S. Stemmer, "Low surface roughness and threading dislocation density Ge growth on Si (0 0 1)," *Journal of Crystal Growth*, vol. 310, pp. 4273-4279, 2008.
  - [51] T. Schmidt, R. Kroger, T. Clausen, J. Falta, A. Janzen, M. Kammler, P. Kury, P. Zahl, and M. H.-v. Hoegen, "Surfactant-mediated epitaxy of Ge on Si(111): Beyond the surface," *Applied Physics Letters*, vol. 86, pp. 111910-3, 2005.
  - [52] T. Fujino, T. Fuse, J.-T. Ryu, K. Inudzuka, T. Nakano, K. Goto, Y. Yamazaki, M. Katayama, and K. Oura, "Ge thin film growth on Si(111) surface using hydrogen surfactant," *Thin Solid Films*, vol. 369, pp. 25-28, 2000.
  - [53] K. Toko, T. Sakane, T. Tanaka, T. Sadoh, and M. Miyao, "Defect-free single-crystal Ge island arrays on insulator by rapid-melting-growth combined with seed-positioning technique," *Applied Physics Letters*, vol. 95, pp. 112107-3, 2009.
  - [54] K. Romanjek, E. Augendre, W. Van Den Daele, B. Grandchamp, L. Sanchez, C. Le Royer, J. M. Hartmann, B. Ghyselen, E. Guiot, K. Bourdelle, S. Cristoloveanu, F. Boulanger, and L. Clavelier, "Improved GeOI substrates for pMOSFET off-state leakage control," *Microelectronic Engineering*, vol. 86, pp. 1585-1588.
  - [55] S. A. Wolf, A. Y. Chtchelkanova, and D. M. Treger, "Spintronics-A retrospective and perspective," *IBM Journal of Research and Development*, vol. 50, pp. 101-110, 2006.
  - [56] G. I. Bourianoff, P. A. Gargini, and D. E. Nikonov, "Research directions in beyond CMOS computing," *Solid-State Electronics*, vol. 51, pp. 1426-1431.
  - [57] S. Das Sarma, J. Fabian, X. Hu, and I. Zutic, "Spin electronics and spin computation," *Solid State Communications*, vol. 119, pp. 207-215, 2001.
  - [58] S. Sugahara and M. Tanaka, "A spin metal-oxide-semiconductor field-effect transistor using half-metallic-ferromagnet contacts for the source and drain," *Applied Physics Letters*, vol. 84, pp. 2307-2309, 2004.

- [59] T. Dietl, "Dilute magnetic semiconductors: Functional ferromagnets," *Nat Mater*, vol. 2, pp. 646-648, 2003.
- [60] T. Jungwirth, J. Sinova, J. Mascaronek, J. Kuccaronera, and A. H. MacDonald, "Theory of ferromagnetic (III,Mn)V semiconductors," *Reviews of Modern Physics*, vol. 78, p. 809, 2006.
- [61] Y. D. Park, A. T. Hanbicki, S. C. Erwin, C. S. Hellberg, J. M. Sullivan, J. E. Mattson, T. F. Ambrose, A. Wilson, G. Spanos, and B. T. Jonker, "A Group-IV Ferromagnetic Semiconductor:  $\text{Mn}_x\text{Ge}_{1-x}$ ," *Science*, vol. 295, pp. 651-654, January 25, 2002.
- [62] N. Pinto, L. Morresi, M. Ficcadenti, R. Murri, F. D'Orazio, F. Lucari, L. Boarino, and G. Amato, "Magnetic and electronic transport percolation in epitaxial  $\text{Ge}_{1-x}\text{Mn}_x$  films," *Physical Review B*, vol. 72, p. 165203, 2005.
- [63] S. Sugahara, K. L. Lee, S. Yada, and M. Tanaka, "Precipitation of amorphous ferromagnetic semiconductor phase in epitaxially grown Mn-doped Ge thin films," *Japanese Journal of Applied Physics*, vol. 44, p. 4, 2005.
- [64] Y. J. Cho, C. H. Kim, H. S. Kim, W. S. Lee, S.-H. Park, J. Park, S. Y. Bae, B. Kim, H. Lee, and J.-Y. Kim, "Ferromagnetic  $\text{Ge}_{1-x}\text{M}_x$  ( $\text{M} = \text{Mn}, \text{Fe}, \text{and Co}$ ) Nanowires," *Chemistry of Materials*, vol. 20, pp. 4694-4702, 2008.
- [65] M. Jamet, A. Barski, T. Devillers, V. Poydenot, R. Dujardin, P. Bayle-Guillemaud, J. Rothman, E. Bellet-Amalric, A. Marty, J. Cibert, R. Mattana, and S. Tatarenko, "High-Curie-temperature ferromagnetism in self-organized  $\text{Ge}_{1-x}\text{Mn}_x$  nanocolumns," *Nat Mater*, vol. 5, pp. 653-659, 2006.
- [66] F. Xiu, Y. Wang, J. Kim, A. Hong, J. Tang, A. P. Jacob, J. Zou, and K. L. Wang, "Electric-field-controlled ferromagnetism in high-Curie-temperature  $\text{Mn}_{0.05}\text{Ge}_{0.95}$  quantum dots," *Nat Mater*, vol. 9, pp. 337-344, 2010.
- [67] H. Jaffres and A. Fert, "Spin injection from a ferromagnetic metal into a semiconductor," *Journal of Applied Physics*, vol. 91, pp. 8111-8113, 2002.
- [68] B. T. Jonker, G. Kioseoglou, A. T. Hanbicki, C. H. Li, and P. E. Thompson, "Electrical spin-injection into silicon from a ferromagnetic metal/tunnel barrier contact," *Nat Phys*, vol. 3, pp. 542-546, 2007.
- [69] B.-C. Min, K. Motohashi, C. Lodder, and R. Jansen, "Tunable spin-tunnel contacts to silicon using low-work-function ferromagnets," *Nat Mater*, vol. 5, pp. 817-822, 2006.
- [70] G. Kioseoglou, A. T. Hanbicki, R. Goswami, van, x, O. M. J. t Erve, C. H. Li, G. Spanos, P. E. Thompson, and B. T. Jonker, "Electrical spin injection into Si: A comparison between Fe/Si Schottky and Fe/ $\text{Al}_2\text{O}_3$  tunnel contacts," *Applied Physics Letters*, vol. 94, pp. 122106-122106-3, 2009.



- [71] M. Ramsteiner, O. Brandt, T. Flissikowski, H. T. Grahn, M. Hashimoto, J. Herfort, and H. Kostial, "Co<sub>2</sub> FeSi/GaAs/ (Al,Ga)As spin light-emitting diodes: Competition between spin injection and ultrafast spin alignment," *Physical Review B*, vol. 78, p. 121303, 2008.
- [72] I. Zcaronuticacute, J. Fabian, and S. C. Erwin, "Spin Injection and Detection in Silicon," *Physical Review Letters*, vol. 97, p. 026602, 2006.
- [73] D. Q. Kelly, J. P. Donnelly, S. Dey, S. V. Joshi, D. I. G. Gutierrez, M. J. Yacaman, and S. K. Banerjee, "BC high- $\kappa$ /metal gate Ge/C alloy pMOSFETs fabricated directly on Si (100) substrates," *Electron Device Letters, IEEE*, vol. 27, pp. 265-268, 2006.
- [74] D. Q. Kelly, I. Wiedmann, J. P. Donnelly, S. V. Joshi, S. Dey, S. K. Banerjee, D. I. Garcia-Gutierrez, and M. Jose-Yacaman, "Thin germanium-carbon alloy layers grown directly on silicon for metal-oxide-semiconductor device applications," *Applied Physics Letters*, vol. 88, pp. 152101-3, 2006.
- [75] M. Jamil, E-S. Liu, F. Ferdousi, E. Tutuc and S. K. Bannerjee, "Effects of Si-cap thickness and temperature on device performance of Si/Ge<sub>1-x</sub>C<sub>x</sub>/Si p-MOSFETs," *Semiconductor Science and Technology*, vol. 25, p. 045005, 2010. doi: 10.1088/0268-1242/25/4/045005
- [76] Y.-J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang, and C. W. Liu, "Electron mobility enhancement in strained-germanium n-channel metal-oxide-semiconductor field-effect transistors," *Applied Physics Letters*, vol. 91 2007.
- [77] C. D. Young, P. Zeitzoff, G. A. Brown, G. Bersuker, L. Byoung Hun, and J. R. Hauser, "Intrinsic mobility evaluation of high- $\kappa$  gate dielectric transistors using pulsed I<sub>d</sub>-V<sub>g</sub>," *Electron Device Letters, IEEE*, vol. 26, pp. 586-589, 2005.
- [78] S. Guchhait, M. Jamil, H. Ohldag, A. Mehta, E. Arenholz, G. Lian, A. Li Fatou, D. A. Ferrer, J. T. Markert, L. Colombo, and S. K. Banerjee, "Ferromagnetism in Mn-implanted epitaxially grown Ge on Si(100)," *Physical Review B*, Accepted 2011.
- [79] M. Jamil, S Guchhait, D. Ferrer, J. Markert, E. Tutuc, L. Colombo, and S. K. Banerjee, "Ferromagnetism in Mn Implanted Epitaxially Grown Ge:C Layers on Si (100)," in *TechCon*, Austin, Tx, 2008.
- [80] M. Jamil, S Guchaaait, J. Markert, E. Tutuc, L. Colombo, and S. Banerjee, "Ferromagnetism in Mn implanted epitaxially grown Ge:C layer on Si (001) substrate," presented at the Electronic Materials Conference, Santa Barbara, CA, 2008.
- [81] "ITRS Executive Summary," 2009.
- [82] S. Dey, S. Joshi, D. Garcia-gutierrez, M. Chaumont, A. Champion, M. Jose-Yacaman, and S. K. Banerjee, "Pure germanium epitaxial growth on thin strained

- silicon-germanium graded layers on bulk silicon substrate for high-mobility channel metal-oxide-semiconductor field-effect transistors," *Journal of Electronic Materials*, vol. 35, p. 6, 2006.
- [83] V. Terzieva, L. Souriau, M. Caymax, D. P. Brunco, A. Moussa, S. Van Elshocht, R. Loo, F. Clemente, A. Satta, and M. Meuris, "Benefits and side effects of high temperature anneal used to reduce threading dislocation defects in epitaxial Ge layers on Si substrates," *Thin Solid Films*, vol. 517, pp. 172-177, 2008.
  - [84] K. Romanjek, L. Hutin, C. Le Royer, A. Pouydebasque, M. A. Jaud, C. Tabone, E. Augendre, L. Sanchez, J. M. Hartmann, H. Grampeix, V. Mazzocchi, S. Soliveres, R. Truche, L. Clavelier, P. Scheiblin, X. Garros, G. Reimbold, M. Vinet, F. Boulanger, and S. Deleonibus, "High performance 70 nm gate length germanium-on-insulator pMOSFET with high-k/metal gate," *Solid-State Electronics*, vol. 53, pp. 723-729, 2009.
  - [85] E -S. Liu, "Low-Dimensional Transport in Germanium," Master of Science in Engineering Thesis, ECE, The University of Texas at Austin, Austin, 2008.
  - [86] D. I. Garcia-Gutierrez, M. Jose-Yacamán, S. Lu, D. Q. Kelly, and S. K. Banerjee, "Carbon segregation as a strain relaxation mechanism in thin germanium-carbon layers deposited directly on silicon," *Journal of Applied Physics*, vol. 100, pp. 044323-6, 2006.
  - [87] I -H. Tan, G. L. Snider, L. D. Chang, and E. L. Hu, "A self-consistent solution of Schrodinger Poisson equations using a nonuniform mesh," *Journal of Applied Physics*, vol. 68, pp. 4071-4076, 1990.
  - [88] G. L. Snider ( 2007). <http://www.nd.edu/~gsnider/>.
  - [89] J. F. Morar, P. E. Batson, and J. Tersoff, "Heterojunction band lineups in Si-Ge alloys using spatially resolved electron-energy-loss spectroscopy," *Physical Review B*, vol. 47, p. 4107, 1993.
  - [90] G. Eneman, M. Wiot, A. Brugere, O. S. I. Casain, S. Sonde, D. P. Brunco, B. De Jaeger, A. Satta, G. Hellings, K. De Meyer, C. Claeys, M. Meuris, M. M. Heyns, and E. Simoen, "Impact of Donor Concentration, Electric Field, and Temperature Effects on the Leakage Current in Germanium  $p^+/n$  Junctions," *Electron Devices, IEEE Transactions on*, vol. 55, pp. 2287-2296, 2008.
  - [91] E. Simoen, F. De Stefano, G. Eneman, B. De Jaeger, C. Claeys, and F. Crupi, "On the Temperature and Field Dependence of Trap-Assisted Tunneling Current in Ge  $p^+/n$  Junctions," *Electron Device Letters, IEEE*, vol. 30, pp. 562-564, 2009.
  - [92] B. Mereu, C. Rossel, E. P. Gusev, and M. Yang, "The role of Si orientation and temperature on the carrier mobility in metal oxide semiconductor field-effect transistors with ultrathin  $HfO_2$  gate dielectrics," *Journal of Applied Physics*, vol. 100, pp. 014504-014504-6, 2006.

- [93] J. P. Xu, X. F. Zhang, C. X. Li, P. T. Lai, and C. L. Chan, "Improved Electrical Properties of Ge p-MOSFET With  $\text{HfO}_2$  Gate Dielectric by Using TaON Interlayer," *Electron Device Letters, IEEE*, vol. 29, pp. 1155-1158, 2008.
- [94] S. Huiling, L. Kam-Leung, P. Kozlowski, C. D'Emic, I. Babich, E. Sikorski, I. Meikei, H. S. P. Wong, K. Guarini, and W. Haensch, "Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate," *Electron Device Letters, IEEE*, vol. 25, pp. 135-137, 2004.
- [95] C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. Kita, and A. Toriumi, "Record-high electron mobility in Ge n-MOSFETs exceeding Si universality," in *Electron Devices Meeting (IEDM), 2009 IEEE International*, 2009, pp. 1-4.
- [96] Y. J. Yang, W. S. Ho, C. F. Huang, S. T. Chang, and C. W. Liu, "Electron mobility enhancement in strained-germanium n-channel metal-oxide-semiconductor field-effect transistors," *Applied Physics Letters*, vol. 91, pp. 102103-102103-3, 2007.
- [97] T. Low, L. Ming-Fu, G. Samudra, Y. Yee-Chia, Z. Chunxiang, A. Chin, and K. Dim-Lee, "Modeling study of the impact of surface roughness on silicon and Germanium UTB MOSFETs," *Electron Devices, IEEE Transactions on*, vol. 52, pp. 2430-2439, 2005.
- [98] K. Prabhakaran and T. Ogino, "Oxidation of Ge(100) and Ge(111) surfaces: an UPS and XPS study," *Surface Science*, vol. 325, pp. 263-271, 1995.
- [99] A. Satta, E. Simoen, T. Clarysse, T. Janssens, A. Benedetti, B. De Jaeger, M. Meuris, and W. Vandervorst, "Diffusion, activation, and recrystallization of boron implanted in preamorphized and crystalline germanium," *Applied Physics Letters*, vol. 87, pp. 172109-3, 2005.
- [100] E. Simoen and J. Vanhellemont, "On the diffusion and activation of ion-implanted n-type dopants in germanium," *Journal of Applied Physics*, vol. 106, pp. 103516-103516-4, 2009.
- [101] S. Takagi, M. Iwase, and A. Toriumi, "On the universality of inversion-layer mobility in n- and p-channel MOSFETs," in *Electron Devices Meeting, 1988. IEDM '88. Technical Digest., International*, 1988, pp. 398-401.
- [102] D. Kuzum, A. J. Pethe, T. Krishnamohan, and K. C. Saraswat, "Ge (100) and (111) N- and P-FETs With High Mobility and Low-T Mobility Characterization," *Electron Devices, IEEE Transactions on*, vol. 56, pp. 648-655, 2009.
- [103] G. Niu, J. D. Cressler, S. J. Mathew, and S. Subbanna, "A total resistance slope-based effective channel mobility extraction method for deep submicrometer CMOS technology," *Electron Devices, IEEE Transactions on*, vol. 46, pp. 1912-1914, 1999.

- [104] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration," *Electron Devices, IEEE Transactions on*, vol. 41, pp. 2357-2362, 1994.
- [105] W. J. Zhu and T. P. Ma, "Temperature dependence of channel mobility in HfO<sub>2</sub>-gated NMOSFETs," *Electron Device Letters, IEEE*, vol. 25, pp. 89-91, 2004.
- [106] G. Eneman, O. Sicart i Casain, E. Simoen, D. P. Brunco, B. De Jaeger, A. Satta, G. Nicholas, C. Claeys, M. Meuris, and M. M. Heyns, "Analysis of junction leakage in advanced germanium p<sup>+</sup>/n junctions," in *Solid State Device Research Conference, 2007. ESSDERC 2007. 37th European*, 2007, pp. 454-457.
- [107] A. Ritenour, "Design, Fabrication, and Characterization of Germanium MOSFETs with High-k Gate Dielectric Stacks based on Nitride Interfacial Layers," PhD Dissertation, Massachusetts Institute of Technology, 2007.
- [108] B. H. Lee, C. D. Young, R. Choi, J. H. Sim, G. Bersuker, C. Y. Kang, R. Harris, G. A. Brown, K. Matthews, S. C. Song, N. Moumen, J. Barnett, P. Lysaght, K. S. Choi, H. C. Wen, C. Huffman, H. Alshareef, P. Majhi, S. Gopalan, J. Peterson, P. Kirsh, H. J. Li, J. Gutt, M. Gardner, H. R. Huff, P. Zeitzoff, R. W. Murto, L. Larson, and C. Ramiller, "Intrinsic characteristics of high-k devices and implications of fast transient charging effects (FTCE)," in *Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International*, 2004, pp. 859-862.
- [109] M. Jamil, J. Mantey, E. Onyegam, G. Carpenter, E. Tutuc, and S. K. Banerjee, "High Performance Ge nMOSFETs With n<sup>+</sup>/p Junctions Formed by "Spin-on Dopant," *Electron Device Letters, IEEE*, vol. 32, pp. (in press), 2011.

doi: 10.1109/LED.2011.2160142

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of The University of Texas at Austin's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [pubs-permissions@ieee.org](mailto:pubs-permissions@ieee.org). By choosing to view this material, you agree to all provisions of the copyright laws protecting it.

- [110] S. Koffel, R. J. Kaiser, A. J. Bauer, B. Amon, P. Pichler, J. Lorenz, L. Frey, P. Scheiblin, V. Mazzocchi, J. P. Barnes, and A. Claverie, "Experiments and simulation of the diffusion and activation of the n-type dopants P, As, and Sb implanted into germanium," *Microelectronic Engineering*, vol. 88, pp. 458-461, 2011.

- [111] T. Maeda, Y. Morita, and S. Takagi "High Electron Mobility Ge n-Channel Metal–Insulator–Semiconductor Field-Effect Transistors Fabricated by the Gate-Last Process with the Solid Source Diffusion Technique," *Appl. Phys. Express*, vol. 3, p. 3, 2010.
- [112] C. O. Chui, L. Kulig, J. Moran, W. Tsai, and K. C. Saraswat, "Germanium n-type shallow junction activation dependences," *Applied Physics Letters*, vol. 87, pp. 091909-3, 2005.
- [113] E. Bruno, G. G. Scapellato, G. Bisognin, E. Carria, L. Romano, A. Carnera, and F. Priolo, "High-level incorporation of antimony in germanium by laser annealing," *Journal of Applied Physics*, vol. 108, pp. 124902-6, 2010.
- [114] J. Kim, S. W. Bedell, S. L. Maurer, R. Loesing, and D. K. Sadana, "Activation of Implanted n-Type Dopants in Ge Over the Active Concentration of  $1 \times 10^{20} \text{ cm}^{-3}$  Using Coimplantation of Sb and P," *Electrochemical and Solid-State Letters*, vol. 13, pp. H12-H15, 2010.
- [115] A. da Silva, ocirc, J. R. nio, A. Fazzio, and A. Antonelli, "Stabilization of substitutional Mn in silicon-based semiconductors," *Physical Review B*, vol. 70, p. 193205, 2004.
- [116] W. Zhu, Z. Zhang, and E. Kaxiras, "Dopant-Assisted Concentration Enhancement of Substitutional Mn in Si and Ge," *Physical Review Letters*, vol. 100, p. 027205, 2008.
- [117] H. Chen, W. Zhu, E. Kaxiras, and Z. Zhang, "Optimization of Mn Doping in Group-IV-semiconductor-based Diluted Magnetic Semiconductors by Additional Electronic Dopants," *Journal Name: Physical Review B; Journal Volume: 79; Journal Issue: 23, p. Medium: X; Size: 235202*, 2009.
- [118] C. Alessandra and P. Gianni, "Mn doping in model amorphous Si and Ge: A theoretical investigation," *Journal of Physics: Conference Series*, vol. 200, p. 032014, 2010.
- [119] J. Deng, Y. Tian, S. Yan, Q. Cao, G. Liu, Y. Chen, L. Mei, G. Ji, and Z. Zhang, "Magnetism of amorphous  $\text{Ge}_{1-x}\text{Mn}_x$  magnetic semiconductor films," *Journal of Applied Physics*, vol. 104, pp. 013905-013905-4, 2008.
- [120] L. Ottaviano, M. Passacantando, S. Picozzi, A. Continenza, R. Gunnella, A. Verna, G. Bihlmayer, G. Impellizzeri, and F. Priolo, "Phase separation and dilution in implanted  $\text{Mn}_x\text{Ge}_{1-x}$  alloys," *Applied Physics Letters*, vol. 88, pp. 061907-3, 2006.
- [121] A. Verna, L. Ottaviano, M. Passacantando, S. Santucci, P. Picozzi, F. D'Orazio, F. Lucari, M. De Biase, R. Gunnella, M. Berti, A. Gasparotto, G. Impellizzeri, and F. Priolo, "Ferromagnetism in ion implanted amorphous and nanocrystalline  $\text{Mn}_x\text{Ge}_{1-x}$ ," *Physical Review B*, vol. 74, p. 085204, 2006.

- [122] M. Khalid, M. Ziese, A. Setzer, P. Esquinazi, M. Lorenz, H. Hochmuth, M. Grundmann, D. Spemann, T. Butz, G. Brauer, W. Anwand, G. Fischer, W. A. Adeagbo, W. Hergert, and A. Ernst, "Defect-induced magnetic order in pure ZnO films," *Physical Review B*, vol. 80, p. 035331, 2009.
- [123] D. W. Abraham, M. M. Frank, and S. Guha, "Absence of magnetism in hafnium oxide films," *Applied Physics Letters*, vol. 87, pp. 252502-3, 2005.
- [124] C. Jaeger, C. Bihler, T. Vallaitis, S. T. B. Goennenwein, M. Opel, R. Gross, and M. S. Brandt, "Spin-glass-like behavior of Ge:Mn," *Physical Review B*, vol. 74, p. 045330, 2006.
- [125] T. Dietl, H. Ohno, and F. Matsukura, "Hole-mediated ferromagnetism in tetrahedrally coordinated semiconductors," *Physical Review B*, vol. 63, p. 195205, 2001.
- [126] D. Weller, S. F. Alvarado, W. Gudat, Schr, ouml, K. der, and M. Campagna, "Observation of Surface-Enhanced Magnetic Order and Magnetic Surface Reconstruction on Gd(0001)," *Physical Review Letters*, vol. 54, p. 1555, 1985.
- [127] J. Price, J. Hurst, M. Rodgers, S. Bennett, C. S. Park, P. Y. Hung, P. S. Lysaght, B. Taylor, and P. D. Kirsch, "Characterization of sub-nm AlO<sub>x</sub> and LaO<sub>x</sub> capping layers on high-k gate stack film systems using VuV ( $\lambda=120$  nm) reflectivity," in *VLSI Technology Systems and Applications (VLSI-TSA), 2010 International Symposium on*, 2010, pp. 86-87.
- [128] C. Y. Kang, C. S. Park, D. Heh, C. Young, P. Kirsch, H. B. Park, R. Choi, G. Bersuker, J. W. Yang, B. H. Lee, J. Lichtenwalner, J. S. Jur, A. I. Kingon, and R. Jammy, "Performance and reliability characteristics of the band edge high-k/metal gate nMOSFETs with La-doped Hf-silicate gate dielectrics," in *Reliability Physics Symposium, 2008. IRPS 2008. IEEE International*, 2008, pp. 663-664.
- [129] B. E. Coss, W. Y. Loh, R. M. Wallace, J. Kim, P. Majhi, and R. Jammy, "Near band edge Schottky barrier height modulation using high-k dielectric dipole tuning mechanism," *Applied Physics Letters*, vol. 95, pp. 222105-3, 2009.
- [130] J.-M. Zhang, S.-F. Wang, X.-J. Du, K.-W. Xu, and V. Ji, "Comparison of Electronic and Magnetic Properties of Fe, Co, and Ni Nanowires Encapsulated in Boron Nitride Nanotubes," *The Journal of Physical Chemistry C*, vol. 113, pp. 17745-17750, 2009.
- [131] B. E. Coss, L. Wei-Yip, O. Jungwoo, G. Smith, C. Smith, H. Adhikari, B. Sassman, S. Parthasarathy, J. Barnett, P. Majhi, R. M. Wallace, K. Jiyoung, and R. Jammy, "CMOS band-edge schottky barrier heights using dielectric-dipole mitigated (DDM) metal/Si for source/drain contact resistance reduction," in *VLSI Technology, 2009 Symposium on*, 2009, pp. 104-105.

- [132] J. C. Ho, R. Yerushalmi, Z. A. Jacobson, Z. Fan, R. L. Alley, and A. Javey, "Controlled nanoscale doping of semiconductors via molecular monolayers," *Nat Mater*, vol. 7, pp. 62-67, 2008.
- [133] M. V. Fischetti and S. E. Laux, "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," *Journal of Applied Physics*, vol. 80, pp. 2234-2252, 1996.
- [134] G. P. Carver, J. J. Kopanski, D. B. Novotny, and R. A. Forman, "Specific contact resistivity of metal-semiconductor contacts-a new, accurate method linked to spreading resistance," *Electron Devices, IEEE Transactions on*, vol. 35, pp. 489-497, 1988.
- [135] S. S. Iyer, G. L. Patton, J. M. C. Stork, B. S. Meyerson, and D. L. Harnage, "Heterojunction bipolar transistors using Si-Ge alloys," *Electron Devices, IEEE Transactions on*, vol. 36, pp. 2043-2064, 1989.
- [136] W. Hu, B. Cheng, C. Xue, H. Xue, S. Su, A. Bai, L. Luo, Y. Yu, and Q. Wang, "Electroluminescence from Ge on Si substrate at room temperature," *Applied Physics Letters*, vol. 95, pp. 092102-3, 2009.
- [137] M. M. Rieger and P. Vogl, "Electronic-band parameters in strained  $\text{Si}_{1-x}\text{Ge}_x$  alloys on  $\text{Si}_{1-y}\text{Ge}_y$  substrates," *Physical Review B*, vol. 48, p. 14276, 1993.
- [138] C. G. Van de Walle and R. M. Martin, "Theoretical calculations of heterojunction discontinuities in the Si/Ge system," *Physical Review B*, vol. 34, p. 5621, 1986.
- [139] R. People and J. C. Bean, "Band alignments of coherently strained  $\text{Ge}_x\text{Si}_{1-x}/\text{Si}$  heterostructures on  $\text{Ge}_y\text{Si}_{1-y}$  substrates," *Applied Physics Letters*, vol. 48, pp. 538-540, 1986.
- [140] S.-h. Ke, R.-z. Wang, and M.-c. Huang, "Valence-band lineups at highly strained Si---InP, Ge---InAs, and Si---Ge interfaces," *Solid State Communications*, vol. 93, pp. 1009-1012, 1995.
- [141] L. Di Gaspere, G. Capellini, M. Sebastiani, C. Chudoba, and F. Evangelisti, "Ge/Si(100) heterostructures: a photoemission and low-energy yield spectroscopy investigation," *Applied Surface Science*, vol. 102, pp. 94-97, 1996.
- [142] O. M. Nayfeh, C. N. Chleirigh, J. Hennessy, L. Gomez, J. L. Hoyt, and D. A. Antoniadis, "Design of Tunneling Field-Effect Transistors Using Strained-Silicon/Strained-Germanium Type-II Staggered Heterojunctions," *Electron Device Letters, IEEE*, vol. 29, pp. 1074-1077, 2008.
- [143] Y.-H. Li, A. Walsh, S. Chen, W.-J. Yin, J.-H. Yang, J. Li, J. L. F. Da Silva, X. G. Gong, and S.-H. Wei, "Revised ab initio natural band offsets of all group IV, II-VI, and III-V semiconductors," *Applied Physics Letters*, vol. 94, pp. 212109-3, 2009.

- [144] D. Ushakov and V. Kononenko, "Calculation of energy characteristics for Si/Ge/Si structures with single quantum wells," *Journal of Applied Spectroscopy*, vol. 78, pp. 59-68, 2011.
- [145] N. W. Gray and A. Tiwari, "Room temperature electrical injection and detection of spin polarized carriers in silicon using MgO tunnel barrier," *Applied Physics Letters*, vol. 98, pp. 102112-3, 2011.
- [146] R. Jansen, B. C. Min, S. P. Dash, S. Sharma, G. Kioseoglou, A. T. Hanbicki, O. M. J. van 't Erve, P. E. Thompson, and B. T. Jonker, "Electrical spin injection into moderately doped silicon enabled by tailored interfaces," *Physical Review B*, vol. 82, p. 241305, 2010.
- [147] T. Sasaki, T. Oikawa, T. Suzuki, M. Shiraishi, Y. Suzuki, and K. Noguchi, "Evidence of Electrical Spin Injection Into Silicon Using MgO Tunnel Barrier," *Magnetics, IEEE Transactions on*, vol. 46, pp. 1436-1439, 2010.
- [148] T. Sasaki, T. Oikawa, T. Suzuki, M. Shiraishi, Y. Suzuki, and K. Noguchi, "Temperature dependence of spin diffusion length in silicon by Hanle-type spin precession," *Applied Physics Letters*, vol. 96, p. 122101, 2010.
- [149] C. H. Li, O. M. J. van 't Erve, and B. T. Jonker, "Electrical injection and detection of spin accumulation in silicon at 500 K with magnetic metal/silicon dioxide contacts," *Nat Commun*, vol. 2, p. 245, 2011.
- [150] V. Garcia, M. Bibes, J. L. Maurice, E. Jacquet, K. Bouzehouane, J. P. Contour, and A. Barthelémy, "Spin-dependent tunneling through high-k LaAlO<sub>3</sub>," *Applied Physics Letters*, vol. 87, pp. 212501-3, 2005.



## **Vita**

Mustafa Jamil received his B.S. degree in electrical and electronic engineering from Bangladesh University of Engineering and Technology, in Nov 2004 and served the same university as a lecturer from Dec 2004 to August 2006. In Fall 2006, he started his graduate studies at the University of Texas at Austin, under supervision of Prof. Sanjay K. Banerjee. He received his M.S. degree in electrical engineering in May 2008 and continued for his PhD research in the same group. His research focused on device design, process development, integration and characterization of high performance Ge-based CMOS devices. The key research areas are epitaxy, development of low interface state density gate stack, junctions with high  $I_{ON}/I_{OFF}$  ratio and contacts with lower contact-resistance for Ge-based devices. He also collaborated in material development and characterization of Ge-based Si-compatible ferromagnetic material for beyond CMOS applications.

Email: MJamil@utexas.edu

This dissertation was typed by the author.